URL
https://opencores.org/ocsvn/funbase_ip_library/funbase_ip_library/trunk
Subversion Repositories funbase_ip_library
[/] [funbase_ip_library/] [trunk/] [TUT/] [ip.hwp.interface/] [udp2hibi/] [1.0/] [udp2hibi.1.0.xml] - Rev 183
Compare with Previous | Blame | View Log
<?xml version="1.0" encoding="UTF-8"?><!-- Created by Kactus2 - Open source IP-Xact toolset --><!-- http://sourceforge.net/projects/kactus2/ --><!-- Date: 03.07.2012 --><!-- Time: 14:33:24 --><spirit:component xmlns:kactus2="http://funbase.cs.tut.fi/" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5 http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5/index.xsd"><spirit:vendor>TUT</spirit:vendor><spirit:library>ip.hwp.interface</spirit:library><spirit:name>udp2hibi</spirit:name><spirit:version>1.0</spirit:version><spirit:description>- Interface between a UDP/IP block and the HIBI bus.- Capable of handling one transmission and one incoming packet at a time- UDP2HIBI uses HIBI addresses to separate transfers from different agents- So all agents must use different addresses when sending to UDP2HIBI</spirit:description><spirit:busInterfaces><spirit:busInterface><spirit:name>clk</spirit:name><spirit:description>clock input</spirit:description><spirit:busType spirit:vendor="TUT" spirit:library="ip.hwp.interface" spirit:name="clock.busdef" spirit:version="1.0"/><spirit:abstractionType spirit:vendor="TUT" spirit:library="ip.hwp.interface" spirit:name="clock.absDef" spirit:version="1.0"/><spirit:slave/><spirit:connectionRequired>false</spirit:connectionRequired><spirit:portMaps><spirit:portMap><spirit:logicalPort><spirit:name>CLK</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>clk</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap></spirit:portMaps><spirit:bitsInLau>8</spirit:bitsInLau><spirit:endianness>little</spirit:endianness></spirit:busInterface><spirit:busInterface><spirit:name>clk_udp</spirit:name><spirit:description>clock udp input (25MHz)</spirit:description><spirit:busType spirit:vendor="TUT" spirit:library="ip.hwp.interface" spirit:name="clock.busdef" spirit:version="1.0"/><spirit:abstractionType spirit:vendor="TUT" spirit:library="ip.hwp.interface" spirit:name="clock.absDef" spirit:version="1.0"/><spirit:slave/><spirit:connectionRequired>false</spirit:connectionRequired><spirit:portMaps><spirit:portMap><spirit:logicalPort><spirit:name>CLK</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>clk_udp</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap></spirit:portMaps><spirit:bitsInLau>8</spirit:bitsInLau><spirit:endianness>little</spirit:endianness></spirit:busInterface><spirit:busInterface><spirit:name>hibi_master</spirit:name><spirit:description>HIBI master interface</spirit:description><spirit:busType spirit:vendor="TUT" spirit:library="ip.hwp.communication" spirit:name="hibi_ip_r4.busdef" spirit:version="3.0"/><spirit:abstractionType spirit:vendor="TUT" spirit:library="ip.hwp.communication" spirit:name="hibi_ip_r4.absdef" spirit:version="3.0"/><spirit:master/><spirit:connectionRequired>false</spirit:connectionRequired><spirit:portMaps><spirit:portMap><spirit:logicalPort><spirit:name>AV</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>hibi_av_out</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>COMM</spirit:name><spirit:vector><spirit:left>4</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>hibi_comm_out</spirit:name><spirit:vector><spirit:left>4</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>DATA</spirit:name><spirit:vector><spirit:left>31</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>hibi_data_out</spirit:name><spirit:vector><spirit:left>31</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>RE</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>hibi_re_out</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>WE</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>hibi_we_out</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap></spirit:portMaps><spirit:bitsInLau>8</spirit:bitsInLau><spirit:endianness>little</spirit:endianness></spirit:busInterface><spirit:busInterface><spirit:name>rst_n</spirit:name><spirit:description>active low reset</spirit:description><spirit:busType spirit:vendor="TUT" spirit:library="ip.hwp.interface" spirit:name="reset.busdef" spirit:version="1.0"/><spirit:abstractionType spirit:vendor="TUT" spirit:library="ip.hwp.interface" spirit:name="reset.absDef" spirit:version="1.0"/><spirit:slave/><spirit:connectionRequired>false</spirit:connectionRequired><spirit:portMaps><spirit:portMap><spirit:logicalPort><spirit:name>RESETn</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>rst_n</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap></spirit:portMaps><spirit:bitsInLau>8</spirit:bitsInLau><spirit:endianness>little</spirit:endianness></spirit:busInterface><spirit:busInterface><spirit:name>udp_ip_rx</spirit:name><spirit:description>udp_ip_rx</spirit:description><spirit:busType spirit:vendor="TUT" spirit:library="ip.hwp.interface" spirit:name="udp_ip_rx_16bit" spirit:version="1.0"/><spirit:abstractionType spirit:vendor="TUT" spirit:library="ip.hwp.interface" spirit:name="udp_ip_rx_16bit.absDef" spirit:version="1.0"/><spirit:mirroredMaster/><spirit:connectionRequired>false</spirit:connectionRequired><spirit:portMaps><spirit:portMap><spirit:logicalPort><spirit:name>source_port_out</spirit:name><spirit:vector><spirit:left>15</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>source_port_in</spirit:name><spirit:vector><spirit:left>15</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>dest_port_out</spirit:name><spirit:vector><spirit:left>15</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>dest_port_in</spirit:name><spirit:vector><spirit:left>15</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>source_addr_out</spirit:name><spirit:vector><spirit:left>31</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>source_ip_in</spirit:name><spirit:vector><spirit:left>31</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>rx_re_in</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>rx_re_out</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>rx_len_out</spirit:name><spirit:vector><spirit:left>10</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>rx_len_in</spirit:name><spirit:vector><spirit:left>10</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>rx_erroneous_out</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>rx_erroneous_in</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>rx_data_valid_out</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>rx_data_valid_in</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>new_rx_out</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>new_rx_in</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>rx_data_out</spirit:name><spirit:vector><spirit:left>15</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>rx_data_in</spirit:name><spirit:vector><spirit:left>15</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>link_up_out</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>eth_link_up_in</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap></spirit:portMaps><spirit:bitsInLau>8</spirit:bitsInLau><spirit:endianness>little</spirit:endianness></spirit:busInterface><spirit:busInterface><spirit:name>udp_ip_tx</spirit:name><spirit:description>udp_ip_tx</spirit:description><spirit:busType spirit:vendor="TUT" spirit:library="ip.hwp.interface" spirit:name="udp_ip_tx_16bit" spirit:version="1.0"/><spirit:abstractionType spirit:vendor="TUT" spirit:library="ip.hwp.interface" spirit:name="udp_ip_tx_16bit.absDef" spirit:version="1.0"/><spirit:mirroredSlave/><spirit:connectionRequired>false</spirit:connectionRequired><spirit:portMaps><spirit:portMap><spirit:logicalPort><spirit:name>tx_data_in</spirit:name><spirit:vector><spirit:left>15</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>tx_data_out</spirit:name><spirit:vector><spirit:left>15</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>tx_len_in</spirit:name><spirit:vector><spirit:left>10</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>tx_len_out</spirit:name><spirit:vector><spirit:left>10</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>tx_re_out</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>tx_re_in</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>tx_data_valid_in</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>tx_data_valid_out</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>new_tx_in</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>new_tx_out</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>target_addr_in</spirit:name><spirit:vector><spirit:left>31</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>dest_ip_out</spirit:name><spirit:vector><spirit:left>31</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>target_port_in</spirit:name><spirit:vector><spirit:left>15</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>dest_port_out</spirit:name><spirit:vector><spirit:left>15</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>source_port_in</spirit:name><spirit:vector><spirit:left>15</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>source_port_out</spirit:name><spirit:vector><spirit:left>15</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap></spirit:portMaps><spirit:bitsInLau>8</spirit:bitsInLau><spirit:endianness>little</spirit:endianness></spirit:busInterface><spirit:busInterface><spirit:name>hibi_slave</spirit:name><spirit:description>HIBI slave interface</spirit:description><spirit:busType spirit:vendor="TUT" spirit:library="ip.hwp.communication" spirit:name="hibi_ip_r4.busdef" spirit:version="3.0"/><spirit:abstractionType spirit:vendor="TUT" spirit:library="ip.hwp.communication" spirit:name="hibi_ip_r4.absdef" spirit:version="3.0"/><spirit:slave><spirit:memoryMapRef spirit:memoryMapRef="udp2hibi_memmap"/></spirit:slave><spirit:connectionRequired>false</spirit:connectionRequired><spirit:portMaps><spirit:portMap><spirit:logicalPort><spirit:name>AV</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>hibi_av_in</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>COMM</spirit:name><spirit:vector><spirit:left>4</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>hibi_comm_in</spirit:name><spirit:vector><spirit:left>4</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>DATA</spirit:name><spirit:vector><spirit:left>31</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>hibi_data_in</spirit:name><spirit:vector><spirit:left>31</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>EMPTY</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>hibi_empty_in</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>FULL</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:logicalPort><spirit:physicalPort><spirit:name>hibi_full_in</spirit:name><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:physicalPort></spirit:portMap></spirit:portMaps><spirit:bitsInLau>8</spirit:bitsInLau><spirit:endianness>little</spirit:endianness></spirit:busInterface></spirit:busInterfaces><spirit:memoryMaps><spirit:memoryMap><spirit:name>udp2hibi_memmap</spirit:name><spirit:description>hibi memory map</spirit:description><spirit:addressBlock><spirit:name>registers</spirit:name><spirit:baseAddress>0x0</spirit:baseAddress><spirit:range>4</spirit:range><spirit:width>32</spirit:width><spirit:usage>register</spirit:usage><spirit:register><spirit:name>TX_cntrl</spirit:name><spirit:dim>0</spirit:dim><spirit:addressOffset>0x0</spirit:addressOffset><spirit:size>32</spirit:size></spirit:register><spirit:register><spirit:name>RX_cntrl</spirit:name><spirit:dim>0</spirit:dim><spirit:addressOffset>0x1</spirit:addressOffset><spirit:size>32</spirit:size></spirit:register><spirit:register><spirit:name>lock_state</spirit:name><spirit:dim>0</spirit:dim><spirit:addressOffset>0x3</spirit:addressOffset><spirit:size>32</spirit:size></spirit:register></spirit:addressBlock><spirit:addressUnitBits>32</spirit:addressUnitBits></spirit:memoryMap></spirit:memoryMaps><spirit:model><spirit:views><spirit:view><spirit:name>rtl</spirit:name><spirit:envIdentifier>::</spirit:envIdentifier><spirit:fileSetRef><spirit:localName>hdlSources</spirit:localName></spirit:fileSetRef></spirit:view></spirit:views><spirit:ports><spirit:port><spirit:name>clk</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>in</spirit:direction><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>rtl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>clk_udp</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>in</spirit:direction><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>rtl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>dest_ip_out</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>out</spirit:direction><spirit:vector><spirit:left>31</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>rtl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>dest_port_in</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>in</spirit:direction><spirit:vector><spirit:left>15</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>rtl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>dest_port_out</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>out</spirit:direction><spirit:vector><spirit:left>15</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>rtl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>eth_link_up_in</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>in</spirit:direction><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>rtl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>hibi_av_in</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>in</spirit:direction><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>rtl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>hibi_av_out</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>out</spirit:direction><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>rtl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>hibi_comm_in</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>in</spirit:direction><spirit:vector><spirit:left>4</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>rtl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>hibi_comm_out</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>out</spirit:direction><spirit:vector><spirit:left>4</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>rtl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>hibi_data_in</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>in</spirit:direction><spirit:vector><spirit:left>31</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>rtl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>hibi_data_out</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>out</spirit:direction><spirit:vector><spirit:left>31</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>rtl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>hibi_empty_in</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>in</spirit:direction><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>rtl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>hibi_full_in</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>in</spirit:direction><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>rtl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>hibi_re_out</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>out</spirit:direction><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>rtl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>hibi_we_out</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>out</spirit:direction><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>rtl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>new_rx_in</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>in</spirit:direction><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>rtl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>new_tx_out</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>out</spirit:direction><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>rtl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>rst_n</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>in</spirit:direction><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>rtl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>rx_data_in</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>in</spirit:direction><spirit:vector><spirit:left>15</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>rtl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>rx_data_valid_in</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>in</spirit:direction><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>rtl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>rx_erroneous_in</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>in</spirit:direction><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>rtl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>rx_len_in</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>in</spirit:direction><spirit:vector><spirit:left>10</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>rtl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>rx_re_out</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>out</spirit:direction><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>rtl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>source_ip_in</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>in</spirit:direction><spirit:vector><spirit:left>31</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>rtl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>source_port_in</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>in</spirit:direction><spirit:vector><spirit:left>15</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>rtl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>source_port_out</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>out</spirit:direction><spirit:vector><spirit:left>15</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>rtl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>tx_data_out</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>out</spirit:direction><spirit:vector><spirit:left>15</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>rtl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>tx_data_valid_out</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>out</spirit:direction><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>rtl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>tx_len_out</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>out</spirit:direction><spirit:vector><spirit:left>10</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>rtl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port><spirit:port><spirit:name>tx_re_in</spirit:name><spirit:wire spirit:allLogicalDirectionsAllowed="false"><spirit:direction>in</spirit:direction><spirit:vector><spirit:left>0</spirit:left><spirit:right>0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName spirit:constrained="false">std_logic</spirit:typeName><spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition><spirit:viewNameRef>rtl</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire><spirit:vendorExtensions/></spirit:port></spirit:ports><spirit:modelParameters><spirit:modelParameter spirit:dataType="integer" spirit:usageType="nontyped"><spirit:name>ack_fifo_depth_g</spirit:name><spirit:value>4</spirit:value></spirit:modelParameter><spirit:modelParameter spirit:dataType="integer" spirit:usageType="nontyped"><spirit:name>frequency_g</spirit:name><spirit:value>50000000</spirit:value></spirit:modelParameter><spirit:modelParameter spirit:dataType="integer" spirit:usageType="nontyped"><spirit:name>hibi_addr_width_g</spirit:name><spirit:value>32</spirit:value></spirit:modelParameter><spirit:modelParameter spirit:dataType="integer" spirit:usageType="nontyped"><spirit:name>hibi_comm_width_g</spirit:name><spirit:value>5</spirit:value></spirit:modelParameter><spirit:modelParameter spirit:dataType="integer" spirit:usageType="nontyped"><spirit:name>hibi_data_width_g</spirit:name><spirit:value>32</spirit:value></spirit:modelParameter><spirit:modelParameter spirit:dataType="integer" spirit:usageType="nontyped"><spirit:name>hibi_tx_fifo_depth_g</spirit:name><spirit:value>10</spirit:value></spirit:modelParameter><spirit:modelParameter spirit:dataType="integer" spirit:usageType="nontyped"><spirit:name>receiver_table_size_g</spirit:name><spirit:value>4</spirit:value></spirit:modelParameter><spirit:modelParameter spirit:dataType="integer" spirit:usageType="nontyped"><spirit:name>rx_multiclk_fifo_depth_g</spirit:name><spirit:value>10</spirit:value></spirit:modelParameter><spirit:modelParameter spirit:dataType="integer" spirit:usageType="nontyped"><spirit:name>tx_multiclk_fifo_depth_g</spirit:name><spirit:value>10</spirit:value></spirit:modelParameter></spirit:modelParameters></spirit:model><spirit:fileSets><spirit:fileSet><spirit:name>hdlSources</spirit:name><spirit:file><spirit:name>vhd/udp2hibi_pkg.vhd</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile><spirit:logicalName spirit:default="false">udp2hibi</spirit:logicalName></spirit:file><spirit:file><spirit:name>vhd/ctrl_regs.vhd</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile><spirit:logicalName spirit:default="false">udp2hibi</spirit:logicalName></spirit:file><spirit:file><spirit:name>vhd/hibi_receiver.vhd</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile><spirit:logicalName spirit:default="false">udp2hibi</spirit:logicalName></spirit:file><spirit:file><spirit:name>vhd/hibi_transmitter.vhd</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile><spirit:logicalName spirit:default="false">udp2hibi</spirit:logicalName></spirit:file><spirit:file><spirit:name>vhd/rx_ctrl.vhd</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile><spirit:logicalName spirit:default="false">udp2hibi</spirit:logicalName></spirit:file><spirit:file><spirit:name>vhd/tx_ctrl.vhd</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile><spirit:logicalName spirit:default="false">udp2hibi</spirit:logicalName></spirit:file><spirit:file><spirit:name>vhd/udp2hibi.vhd</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile><spirit:logicalName spirit:default="false">udp2hibi</spirit:logicalName></spirit:file></spirit:fileSet><spirit:fileSet><spirit:name>Documentation</spirit:name><spirit:file><spirit:name>doc/HIBI UDP v1.pptx</spirit:name><spirit:userFileType>Documentation</spirit:userFileType><spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile></spirit:file></spirit:fileSet><spirit:fileSet><spirit:name>testbench</spirit:name><spirit:file><spirit:name>tb/tb_ctrl_regs.vhd</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile></spirit:file><spirit:file><spirit:name>tb/tb_hibi_receiver.vhd</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile></spirit:file><spirit:file><spirit:name>tb/tb_hibi_test.vhd</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile></spirit:file><spirit:file><spirit:name>tb/tb_hibi_transmitter.vhd</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile></spirit:file><spirit:file><spirit:name>tb/tb_rx_ctrl.vhd</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile></spirit:file><spirit:file><spirit:name>tb/tb_tx_ctrl.vhd</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile></spirit:file><spirit:file><spirit:name>tb/tb_udp2hibi.vhd</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile></spirit:file></spirit:fileSet></spirit:fileSets><spirit:vendorExtensions><kactus2:extensions><kactus2:kts_attributes><kactus2:kts_productHier>IP</kactus2:kts_productHier><kactus2:kts_implementation>HW</kactus2:kts_implementation><kactus2:kts_firmness>Mutable</kactus2:kts_firmness></kactus2:kts_attributes></kactus2:extensions></spirit:vendorExtensions></spirit:component>