URL
https://opencores.org/ocsvn/fwrisc/fwrisc/trunk
Subversion Repositories fwrisc
[/] [fwrisc/] [trunk/] [ve/] [fwrisc/] [tests/] [riscv-compliance/] [riscv-test-suite/] [rv32i/] [src/] [I-CSRRCI-01.S] - Rev 2
Compare with Previous | Blame | View Log
# RISC-V Compliance Test I-CSRRCI-01
#
# Copyright (c) 2017, Codasip Ltd.
# Copyright (c) 2018, Imperas Software Ltd. Additions
# All rights reserved.
#
# Redistribution and use in source and binary forms, with or without
# modification, are permitted provided that the following conditions are met:
# * Redistributions of source code must retain the above copyright
# notice, this list of conditions and the following disclaimer.
# * Redistributions in binary form must reproduce the above copyright
# notice, this list of conditions and the following disclaimer in the
# documentation and/or other materials provided with the distribution.
# * Neither the name of the Codasip Ltd., Imperas Software Ltd. nor the
# names of its contributors may be used to endorse or promote products
# derived from this software without specific prior written permission.
#
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS
# IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
# THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
# PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL Codasip Ltd., Imperas Software Ltd.
# BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
# DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
# LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
# ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
# THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
#
# Specification: RV32I Base Integer Instruction Set, Version 2.0
# Description: Testing instruction CSRRCI.
#include "compliance_test.h"
#include "compliance_io.h"
#include "test_macros.h"
# Test Virtual Machine (TVM) used by program.
RV_COMPLIANCE_RV32M
# Test code region.
RV_COMPLIANCE_CODE_BEGIN
RVTEST_IO_INIT
RVTEST_IO_ASSERT_GPR_EQ(x0, 0x00000000)
RVTEST_IO_WRITE_STR("# Test Begin Reserved regs ra(x1) a0(x10) t0(x5)\n")
# ---------------------------------------------------------------------------------------------
RVTEST_IO_WRITE_STR("# Test part A1 - general test of csrrci\n");
# Address for test results
la x15, test_A1_res
# Register initialization
li x8, -1
csrrw x0, mscratch, x8
# Test
csrrci x1, mscratch, 1
csrrw x1, mscratch, x8
csrrci x2, mscratch, 0
csrrw x2, mscratch, x8
csrrci x3, mscratch, 0x1F
csrrw x3, mscratch, x8
csrrci x4, mscratch, 0x10
csrrw x4, mscratch, x8
csrrci x5, mscratch, 0xF
csrrw x5, mscratch, x8
# Store results
sw x0, 0(x15)
sw x1, 4(x15)
sw x2, 8(x15)
sw x3, 12(x15)
sw x4, 16(x15)
sw x5, 20(x15)
sw x8, 24(x15)
//
// Assert
//
RVTEST_IO_CHECK()
RVTEST_IO_ASSERT_GPR_EQ(x0, 0x00000000)
#RVTEST_IO_ASSERT_GPR_EQ(x1, 0x80000314)
RVTEST_IO_ASSERT_GPR_EQ(x2, 0xFFFFFFFF)
RVTEST_IO_ASSERT_GPR_EQ(x3, 0xFFFFFFE0)
RVTEST_IO_ASSERT_GPR_EQ(x4, 0xFFFFFFEF)
RVTEST_IO_ASSERT_GPR_EQ(x5, 0x00000000)
RVTEST_IO_ASSERT_GPR_EQ(x8, 0xFFFFFFFF)
RVTEST_IO_WRITE_STR("# Test part A1 - Complete\n");
# ---------------------------------------------------------------------------------------------
RVTEST_IO_WRITE_STR("# Test part A2 - general test of csrrci\n");
# Address for test results
la x5, test_A2_res
# Register initialization
li x8, -1
csrrw x0, mscratch, x8
# Test
csrrci x11, mscratch, 1
csrrci x12, mscratch, 0
csrrci x13, mscratch, 0x1F
csrrci x14, mscratch, 0x10
csrrci x15, mscratch, 0xF
csrrci x16, mscratch, 0
# Store results
sw x11, 0(x5)
sw x12, 4(x5)
sw x13, 8(x5)
sw x14, 12(x5)
sw x15, 16(x5)
sw x16, 20(x5)
sw x8, 24(x5)
RVTEST_IO_ASSERT_GPR_EQ(x11, 0xFFFFFFFF)
RVTEST_IO_ASSERT_GPR_EQ(x12, 0xFFFFFFFE)
RVTEST_IO_ASSERT_GPR_EQ(x13, 0xFFFFFFFE)
RVTEST_IO_ASSERT_GPR_EQ(x14, 0xFFFFFFE0)
RVTEST_IO_ASSERT_GPR_EQ(x15, 0xFFFFFFE0)
RVTEST_IO_ASSERT_GPR_EQ(x16, 0xFFFFFFE0)
RVTEST_IO_ASSERT_GPR_EQ(x8, 0xFFFFFFFF)
RVTEST_IO_WRITE_STR("# Test part A2 - Complete\n");
# ---------------------------------------------------------------------------------------------
RVTEST_IO_WRITE_STR("# Test part B - testing writing to x0\n");
# Address for test results
la x1, test_B_res
# Register initialization
li x20, 0x32165498
csrrw x0, mscratch, x20
# Test
csrrci x0, mscratch, 0xF
csrrw x20, mscratch, x20
# store results
sw x0, 0(x1)
sw x20, 4(x1)
RVTEST_IO_ASSERT_GPR_EQ(x0, 0x00000000)
RVTEST_IO_ASSERT_GPR_EQ(x20, 0x32165490)
RVTEST_IO_WRITE_STR("# Test part A3 - Complete\n");
RVTEST_IO_WRITE_STR("# Test End\n")
# ---------------------------------------------------------------------------------------------
# HALT
RV_COMPLIANCE_HALT
RV_COMPLIANCE_CODE_END
# Input data section.
.data
.align 4
# Output data section.
RV_COMPLIANCE_DATA_BEGIN
.align 4
test_A1_res:
.fill 7, 4, -1
test_A2_res:
.fill 7, 4, -1
test_B_res:
.fill 2, 4, -1
RV_COMPLIANCE_DATA_END # End of test output data region.