URL
https://opencores.org/ocsvn/fwrisc/fwrisc/trunk
Subversion Repositories fwrisc
[/] [fwrisc/] [trunk/] [ve/] [fwrisc/] [tests/] [riscv-compliance/] [riscv-test-suite/] [rv32i/] [src/] [I-SLTIU-01.S] - Rev 2
Compare with Previous | Blame | View Log
# RISC-V Compliance Test I-SLTIU-01
#
# Copyright (c) 2017, Codasip Ltd.
# Copyright (c) 2018, Imperas Software Ltd. Additions
# All rights reserved.
#
# Redistribution and use in source and binary forms, with or without
# modification, are permitted provided that the following conditions are met:
# * Redistributions of source code must retain the above copyright
# notice, this list of conditions and the following disclaimer.
# * Redistributions in binary form must reproduce the above copyright
# notice, this list of conditions and the following disclaimer in the
# documentation and/or other materials provided with the distribution.
# * Neither the name of the Codasip Ltd., Imperas Software Ltd. nor the
# names of its contributors may be used to endorse or promote products
# derived from this software without specific prior written permission.
#
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS
# IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
# THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
# PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL Codasip Ltd., Imperas Software Ltd.
# BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
# DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
# LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
# ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
# THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
#
# Specification: RV32I Base Integer Instruction Set, Version 2.0
# Description: Testing instruction SLTIU.
#include "compliance_test.h"
#include "compliance_io.h"
#include "test_macros.h"
# Test Virtual Machine (TVM) used by program.
RV_COMPLIANCE_RV32M
# Test code region
RV_COMPLIANCE_CODE_BEGIN
RVTEST_IO_INIT
RVTEST_IO_ASSERT_GPR_EQ(x0, 0x00000000)
RVTEST_IO_WRITE_STR("# Test Begin Reserved regs ra(x1) a0(x10) t0(x5)\n")
# ---------------------------------------------------------------------------------------------
RVTEST_IO_WRITE_STR("# Test part A1 - general test of value 0 with 0, 1, -1, MIN, MAX immediate values\n");
# Addresses for test data and results
la x1, test_A1_data
la x2, test_A1_res
# Load testdata
lw x3, 0(x1)
# Test
sltiu x4, x3, 1
sltiu x5, x3, 0x7FF
sltiu x6, x3, 0xFFFFFFFF
sltiu x7, x3, 0
sltiu x8, x3, 0xFFFFF800
# Store results
sw x3, 0(x2)
sw x4, 4(x2)
sw x5, 8(x2)
sw x6, 12(x2)
sw x7, 16(x2)
sw x8, 20(x2)
//
// Assert
//
RVTEST_IO_CHECK()
RVTEST_IO_ASSERT_GPR_EQ(x3, 0x00000000)
RVTEST_IO_ASSERT_GPR_EQ(x4, 0x00000001)
RVTEST_IO_ASSERT_GPR_EQ(x5, 0x00000000)
RVTEST_IO_ASSERT_GPR_EQ(x6, 0x00000001)
RVTEST_IO_ASSERT_GPR_EQ(x7, 0x00000000)
RVTEST_IO_ASSERT_GPR_EQ(x8, 0x00000001)
RVTEST_IO_WRITE_STR("# Test part A1 - Complete\n");
# ---------------------------------------------------------------------------------------------
RVTEST_IO_WRITE_STR("# Test part A2 - general test of value 1 with 0, 1, -1, MIN, MAX immediate values\n");
# Addresses for test data and results
la x1, test_A2_data
la x2, test_A2_res
# Load testdata
lw x8, 0(x1)
# Test
sltiu x9, x8, 1
sltiu x10, x8, 0x7FF
sltiu x11, x8, 0xFFFFFFFF
sltiu x12, x8, 0
sltiu x13, x8, 0xFFFFF800
# Store results
sw x8, 0(x2)
sw x9, 4(x2)
sw x10, 8(x2)
sw x11, 12(x2)
sw x12, 16(x2)
sw x13, 20(x2)
RVTEST_IO_ASSERT_GPR_EQ(x8, 0x00000001)
RVTEST_IO_ASSERT_GPR_EQ(x9, 0x00000000)
#RVTEST_IO_ASSERT_GPR_EQ(x10, 0x00000000)
RVTEST_IO_ASSERT_GPR_EQ(x11, 0x00000001)
RVTEST_IO_ASSERT_GPR_EQ(x12, 0x00000000)
RVTEST_IO_ASSERT_GPR_EQ(x13, 0x00000001)
RVTEST_IO_WRITE_STR("# Test part A2 - Complete\n");
# ---------------------------------------------------------------------------------------------
RVTEST_IO_WRITE_STR("# Test part A3 - general test of value -1 with 0, 1, -1, MIN, MAX immediate values\n");
# Addresses for test data and results
la x1, test_A3_data
la x2, test_A3_res
# Load testdata
lw x13, 0(x1)
# Test
sltiu x14, x13, 1
sltiu x15, x13, 0x7FF
sltiu x16, x13, 0xFFFFFFFF
sltiu x17, x13, 0
sltiu x18, x13, 0xFFFFF800
# Store results
sw x13, 0(x2)
sw x14, 4(x2)
sw x15, 8(x2)
sw x16, 12(x2)
sw x17, 16(x2)
sw x18, 20(x2)
RVTEST_IO_ASSERT_GPR_EQ(x13, 0xFFFFFFFF)
RVTEST_IO_ASSERT_GPR_EQ(x14, 0x00000000)
RVTEST_IO_ASSERT_GPR_EQ(x15, 0x00000000)
RVTEST_IO_ASSERT_GPR_EQ(x16, 0x00000000)
RVTEST_IO_ASSERT_GPR_EQ(x17, 0x00000000)
RVTEST_IO_ASSERT_GPR_EQ(x18, 0x00000000)
RVTEST_IO_WRITE_STR("# Test part A3 - Complete\n");
# ---------------------------------------------------------------------------------------------
RVTEST_IO_WRITE_STR("# Test part A4 - general test of value 0x7FFFFFFF with 0, 1, -1, MIN, MAX immediate values\n");
# Addresses for test data and results
la x1, test_A4_data
la x2, test_A4_res
# Load testdata
lw x18, 0(x1)
# Test
sltiu x19, x18, 1
sltiu x20, x18, 0x7FF
sltiu x21, x18, 0xFFFFFFFF
sltiu x22, x18, 0
sltiu x23, x18, 0xFFFFF800
# Store results
sw x18, 0(x2)
sw x19, 4(x2)
sw x20, 8(x2)
sw x21, 12(x2)
sw x22, 16(x2)
sw x23, 20(x2)
RVTEST_IO_ASSERT_GPR_EQ(x18, 0x7FFFFFFF)
RVTEST_IO_ASSERT_GPR_EQ(x19, 0x00000000)
RVTEST_IO_ASSERT_GPR_EQ(x20, 0x00000000)
RVTEST_IO_ASSERT_GPR_EQ(x21, 0x00000001)
RVTEST_IO_ASSERT_GPR_EQ(x22, 0x00000000)
RVTEST_IO_ASSERT_GPR_EQ(x23, 0x00000001)
RVTEST_IO_WRITE_STR("# Test part A4 - Complete\n");
# ---------------------------------------------------------------------------------------------
RVTEST_IO_WRITE_STR("# Test part A5 - general test of value 0x80000000 with 0, 1, -1, MIN, MAX immediate values\n");
# Addresses for test data and results
la x1, test_A5_data
la x2, test_A5_res
# Load testdata
lw x23, 0(x1)
# Test
sltiu x24, x23, 1
sltiu x25, x23, 0x7FF
sltiu x26, x23, 0xFFFFFFFF
sltiu x27, x23, 0
sltiu x28, x23, 0xFFFFF800
# Store results
sw x23, 0(x2)
sw x24, 4(x2)
sw x25, 8(x2)
sw x26, 12(x2)
sw x27, 16(x2)
sw x28, 20(x2)
RVTEST_IO_ASSERT_GPR_EQ(x23, 0x80000000)
RVTEST_IO_ASSERT_GPR_EQ(x24, 0x00000000)
RVTEST_IO_ASSERT_GPR_EQ(x25, 0x00000000)
RVTEST_IO_ASSERT_GPR_EQ(x26, 0x00000001)
RVTEST_IO_ASSERT_GPR_EQ(x27, 0x00000000)
RVTEST_IO_ASSERT_GPR_EQ(x28, 0x00000001)
RVTEST_IO_WRITE_STR("# Test part A5 - Complete\n");
# ---------------------------------------------------------------------------------------------
RVTEST_IO_WRITE_STR("# Test part B - testing writing to x0\n");
# Addresses for test data and results
la x26, test_B_data
la x27, test_B_res
# Load testdata
lw x1, 0(x26)
# Test
sltiu x0, x1, 0xFFFFFFFF
# Store results
sw x1, 0(x27)
sw x0, 4(x27)
#RVTEST_IO_ASSERT_GPR_EQ(x1, 0x8000161C)
RVTEST_IO_ASSERT_GPR_EQ(x0, 0x00000000)
RVTEST_IO_WRITE_STR("# Test part B - Complete\n");
# ---------------------------------------------------------------------------------------------
RVTEST_IO_WRITE_STR("# Test part C - testing compare x0\n");
# Addresses for test data and results
la x31, test_C_res
# Test
sltiu x1, x0, 1
sltiu x2, x0, 0x7FF
sltiu x3, x0, 0xFFFFFFFF
sltiu x4, x0, 0
sltiu x5, x0, 0xFFFFF800
# Store results
sw x0, 0(x31)
sw x1, 4(x31)
sw x2, 8(x31)
sw x3, 12(x31)
sw x4, 16(x31)
sw x5, 20(x31)
RVTEST_IO_ASSERT_GPR_EQ(x0, 0x00000000)
#RVTEST_IO_ASSERT_GPR_EQ(x1, 0x800017A8)
RVTEST_IO_ASSERT_GPR_EQ(x2, 0x00000001)
RVTEST_IO_ASSERT_GPR_EQ(x3, 0x00000001)
RVTEST_IO_ASSERT_GPR_EQ(x4, 0x00000000)
RVTEST_IO_ASSERT_GPR_EQ(x5, 0x00000000)
RVTEST_IO_WRITE_STR("# Test part C - Complete\n");
# ---------------------------------------------------------------------------------------------
RVTEST_IO_WRITE_STR("# Test part D - testing forwarding between instructions\n");
# Addresses for test data and results
la x31, test_D_res
# Test
sltiu x1, x0, 1
sltiu x2, x1, 1
sltiu x28, x2, 1
sltiu x29, x28, 1
sltiu x30, x29, 1
# Store results
sw x0, 0(x31)
sw x1, 4(x31)
sw x2, 8(x31)
sw x28, 12(x31)
sw x29, 16(x31)
sw x30, 20(x31)
RVTEST_IO_ASSERT_GPR_EQ(x0, 0x00000000)
#RVTEST_IO_ASSERT_GPR_EQ(x1, 0x00000000)
RVTEST_IO_ASSERT_GPR_EQ(x2, 0x00000000)
RVTEST_IO_ASSERT_GPR_EQ(x28, 0x00000001)
RVTEST_IO_ASSERT_GPR_EQ(x29, 0x00000000)
RVTEST_IO_ASSERT_GPR_EQ(x30, 0x00000001)
RVTEST_IO_WRITE_STR("# Test part D - Complete\n");
RVTEST_IO_WRITE_STR("# Test End\n")
# ---------------------------------------------------------------------------------------------
# HALT
RV_COMPLIANCE_HALT
RV_COMPLIANCE_CODE_END
# Input data section.
.data
.align 4
test_A1_data:
.word 0
test_A2_data:
.word 1
test_A3_data:
.word -1
test_A4_data:
.word 0x7FFFFFFF
test_A5_data:
.word 0x80000000
test_B_data:
.word 1
# Output data section.
RV_COMPLIANCE_DATA_BEGIN
.align 4
test_A1_res:
.fill 6, 4, -1
test_A2_res:
.fill 6, 4, -1
test_A3_res:
.fill 6, 4, -1
test_A4_res:
.fill 6, 4, -1
test_A5_res:
.fill 6, 4, -1
test_B_res:
.fill 2, 4, -1
test_C_res:
.fill 6, 4, -1
test_D_res:
.fill 6, 4, -1
RV_COMPLIANCE_DATA_END