Subversion Repositories graphicsaccelerator

Release 12.3 - xst M.70d (lin)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> 
Reading design: Bresenhamer.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
        9.1) Device utilization summary
        9.2) Partition Resource Summary
        9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Bresenhamer.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Bresenhamer"
Output Format                      : NGC
Target Device                      : xa3s200-4-ftg256

---- Source Options
Top Module Name                    : Bresenhamer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/omar/LineFPGA/Bresenhamer.vhd" in Library work.
Architecture behavioral of Entity bresenhamer is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Bresenhamer> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Bresenhamer> in library <work> (Architecture <behavioral>).
Entity <Bresenhamer> analyzed. Unit <Bresenhamer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Bresenhamer>.
    Related source file is "/home/omar/LineFPGA/Bresenhamer.vhd".
    Using one-hot encoding for signal <State>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <State> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
        - add an 'INIT' attribute on signal <State> (optimization is then done without any risk)
        - use the attribute 'signal_encoding user' to avoid onehot optimization
        - use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <State> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
        - add an 'INIT' attribute on signal <State> (optimization is then done without any risk)
        - use the attribute 'signal_encoding user' to avoid onehot optimization
        - use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 11-bit comparator less for signal <condX1X2$cmp_lt0000> created at line 27.
    Found 11-bit comparator less for signal <condY1Y2$cmp_lt0000> created at line 30.
    Found 11-bit subtractor for signal <dx>.
    Found 11-bit subtractor for signal <dy>.
    Found 11-bit up counter for signal <myX1>.
    Found 11-bit register for signal <myX2>.
    Found 11-bit up counter for signal <myY1>.
    Found 11-bit register for signal <myY2>.
    Found 11-bit adder for signal <neg_dx>.
    Found 11-bit adder for signal <neg_dy>.
    Found 11-bit adder for signal <nextPxoy>.
    Found 11-bit adder for signal <nextPxoy$addsub0000> created at line 44.
    Found 11-bit adder for signal <nextPyox>.
    Found 11-bit adder for signal <nextPyox$addsub0000> created at line 43.
    Found 11-bit register for signal <p>.
    Found 11-bit adder for signal <p0xoy>.
    Found 11-bit adder for signal <p0yox>.
    Found 3-bit register for signal <State>.
    Found 11-bit comparator equal for signal <State$cmp_eq0005> created at line 70.
    Found 11-bit comparator equal for signal <State$cmp_eq0006> created at line 79.
    Found 11-bit comparator greater for signal <State$cmp_gt0001> created at line 57.
    Summary:
        inferred   2 Counter(s).
        inferred  36 D-type flip-flop(s).
        inferred  10 Adder/Subtractor(s).
        inferred   5 Comparator(s).
Unit <Bresenhamer> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 11-bit adder                                          : 2
 11-bit subtractor                                     : 2
# Counters                                             : 2
 11-bit up counter                                     : 2
# Registers                                            : 3
 11-bit register                                       : 2
 3-bit register                                        : 1
# Comparators                                          : 5
 11-bit comparator equal                               : 2
 11-bit comparator greater                             : 1
 11-bit comparator less                                : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <myX2_10> (without init value) has a constant value of 0 in block <Bresenhamer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <myY2_9> (without init value) has a constant value of 0 in block <Bresenhamer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <myY2_10> (without init value) has a constant value of 0 in block <Bresenhamer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <myX2<10:10>> (without init value) have a constant value of 0 in block <Bresenhamer>.
WARNING:Xst:2404 -  FFs/Latches <myY2<10:9>> (without init value) have a constant value of 0 in block <Bresenhamer>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 11-bit subtractor                                     : 2
# Counters                                             : 2
 11-bit up counter                                     : 2
# Registers                                            : 22
 Flip-Flops                                            : 22
# Comparators                                          : 5
 11-bit comparator equal                               : 2
 11-bit comparator greater                             : 1
 11-bit comparator less                                : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Bresenhamer> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Bresenhamer, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 44
 Flip-Flops                                            : 44

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Bresenhamer.ngr
Top Level Output File Name         : Bresenhamer
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 60

Cell Usage :
# BELS                             : 262
#      GND                         : 1
#      INV                         : 5
#      LUT2                        : 52
#      LUT3                        : 60
#      LUT3_L                      : 2
#      LUT4                        : 14
#      MUXCY                       : 82
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 44
# FlipFlops/Latches                : 44
#      FD                          : 3
#      FDE                         : 41
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 59
#      IBUF                        : 39
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : xa3s200ftg256-4 

 Number of Slices:                       72  out of   1920     3%  
 Number of Slice Flip Flops:             44  out of   3840     1%  
 Number of 4 input LUTs:                133  out of   3840     3%  
 Number of IOs:                          60
 Number of bonded IOBs:                  60  out of    173    34%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 44    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.554ns (Maximum Frequency: 116.904MHz)
   Minimum input arrival time before clock: 9.971ns
   Maximum output required time after clock: 9.658ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 8.554ns (frequency: 116.904MHz)
  Total number of paths / destination ports: 1630 / 66
-------------------------------------------------------------------------
Delay:               8.554ns (Levels of Logic = 15)
  Source:            myY2_0 (FF)
  Destination:       State_1 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: myY2_0 to State_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.720   1.216  myY2_0 (myY2_0)
     LUT2:I0->O            1   0.551   0.000  Msub_dy_lut<0> (Msub_dy_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Msub_dy_cy<0> (Msub_dy_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Msub_dy_cy<1> (Msub_dy_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Msub_dy_cy<2> (Msub_dy_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Msub_dy_cy<3> (Msub_dy_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Msub_dy_cy<4> (Msub_dy_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Msub_dy_cy<5> (Msub_dy_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Msub_dy_cy<6> (Msub_dy_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Msub_dy_cy<7> (Msub_dy_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Msub_dy_cy<8> (Msub_dy_cy<8>)
     MUXCY:CI->O           0   0.064   0.000  Msub_dy_cy<9> (Msub_dy_cy<9>)
     XORCY:CI->O           1   0.904   1.140  Msub_dy_xor<10> (dy<10>)
     LUT2:I0->O            1   0.551   0.000  Mcompar_State_cmp_gt0001_lut<10> (Mcompar_State_cmp_gt0001_lut<10>)
     MUXCY:S->O            2   0.739   0.903  Mcompar_State_cmp_gt0001_cy<10> (Mcompar_State_cmp_gt0001_cy<10>)
     LUT4:I3->O            1   0.551   0.000  State_mux0001<1> (State_mux0001<1>)
     FD:D                      0.203          State_1
    ----------------------------------------
    Total                      8.554ns (5.295ns logic, 3.259ns route)
                                       (61.9% logic, 38.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 4529 / 82
-------------------------------------------------------------------------
Offset:              9.971ns (Levels of Logic = 25)
  Source:            X1<0> (PAD)
  Destination:       myX1_10 (FF)
  Destination Clock: Clk rising

  Data Path: X1<0> to myX1_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.821   1.246  X1_0_IBUF (X1_0_IBUF)
     LUT2:I0->O            1   0.551   0.000  Mcompar_condX1X2_cmp_lt0000_lut<0> (Mcompar_condX1X2_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Mcompar_condX1X2_cmp_lt0000_cy<0> (Mcompar_condX1X2_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_condX1X2_cmp_lt0000_cy<1> (Mcompar_condX1X2_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_condX1X2_cmp_lt0000_cy<2> (Mcompar_condX1X2_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_condX1X2_cmp_lt0000_cy<3> (Mcompar_condX1X2_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_condX1X2_cmp_lt0000_cy<4> (Mcompar_condX1X2_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_condX1X2_cmp_lt0000_cy<5> (Mcompar_condX1X2_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_condX1X2_cmp_lt0000_cy<6> (Mcompar_condX1X2_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_condX1X2_cmp_lt0000_cy<7> (Mcompar_condX1X2_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_condX1X2_cmp_lt0000_cy<8> (Mcompar_condX1X2_cmp_lt0000_cy<8>)
     MUXCY:CI->O          20   0.303   1.884  Mcompar_condX1X2_cmp_lt0000_cy<9> (Mcompar_condX1X2_cmp_lt0000_cy<9>)
     LUT3:I0->O            1   0.551   0.869  nextMyX1<0>1 (nextMyX1<0>)
     LUT3:I2->O            1   0.551   0.000  Mcount_myX1_lut<0> (Mcount_myX1_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Mcount_myX1_cy<0> (Mcount_myX1_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_myX1_cy<1> (Mcount_myX1_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_myX1_cy<2> (Mcount_myX1_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_myX1_cy<3> (Mcount_myX1_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_myX1_cy<4> (Mcount_myX1_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_myX1_cy<5> (Mcount_myX1_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_myX1_cy<6> (Mcount_myX1_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_myX1_cy<7> (Mcount_myX1_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_myX1_cy<8> (Mcount_myX1_cy<8>)
     MUXCY:CI->O           0   0.064   0.000  Mcount_myX1_cy<9> (Mcount_myX1_cy<9>)
     XORCY:CI->O           1   0.904   0.000  Mcount_myX1_xor<10> (Mcount_myX110)
     FDE:D                     0.203          myX1_10
    ----------------------------------------
    Total                      9.971ns (5.972ns logic, 3.999ns route)
                                       (59.9% logic, 40.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              9.658ns (Levels of Logic = 2)
  Source:            State_0 (FF)
  Destination:       WriteEnable (PAD)
  Source Clock:      Clk rising

  Data Path: State_0 to WriteEnable
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              29   0.720   1.836  State_0 (State_0)
     INV:I->O              3   0.551   0.907  State<0>_inv11_INV_0 (State<0>_inv1)
     OBUF:I->O                 5.644          WriteEnable_OBUF (WriteEnable)
    ----------------------------------------
    Total                      9.658ns (6.915ns logic, 2.743ns route)
                                       (71.6% logic, 28.4% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 3.95 secs
 
--> 


Total memory usage is 148732 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    2 (   0 filtered)