URL
https://opencores.org/ocsvn/graphicsaccelerator/graphicsaccelerator/trunk
Subversion Repositories graphicsaccelerator
[/] [graphicsaccelerator/] [trunk/] [VGA_Top_summary.html] - Rev 2
Compare with Previous | Blame | View Log
<HTML><HEAD><TITLE>Xilinx Design Summary</TITLE></HEAD> <BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'> <TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'> <TR ALIGN=CENTER BGCOLOR='#99CCFF'> <TD ALIGN=CENTER COLSPAN='4'><B>VGA_Top Project Status (05/17/2011 - 19:22:58)</B></TD></TR> <TR ALIGN=LEFT> <TD BGCOLOR='#FFFF99'><B>Project File:</B></TD> <TD>LineFPGA.xise</TD> <TD BGCOLOR='#FFFF99'><b>Parser Errors:</b></TD> <TD> No Errors </TD> </TR> <TR ALIGN=LEFT> <TD BGCOLOR='#FFFF99'><B>Module Name:</B></TD> <TD>VGA_Top</TD> <TD BGCOLOR='#FFFF99'><B>Implementation State:</B></TD> <TD>Programming File Generated</TD> </TR> <TR ALIGN=LEFT> <TD BGCOLOR='#FFFF99'><B>Target Device:</B></TD> <TD>xc3s200-5ft256</TD> <TD BGCOLOR='#FFFF99'><UL><LI><B>Errors:</B></LI></UL></TD> <TD> No Errors</TD> </TR> <TR ALIGN=LEFT> <TD BGCOLOR='#FFFF99'><B>Product Version:</B></TD><TD>ISE 13.1</TD> <TD BGCOLOR='#FFFF99'><UL><LI><B>Warnings:</B></LI></UL></TD> <TD ALIGN=LEFT><A HREF_DISABLED='/home/omar/LineFPGA/_xmsgs/*.xmsgs?&DataKey=Warning'>18 Warnings (18 new)</A></TD> </TR> <TR ALIGN=LEFT> <TD BGCOLOR='#FFFF99'><B>Design Goal:</B></dif></TD> <TD>Balanced</TD> <TD BGCOLOR='#FFFF99'><UL><LI><B>Routing Results:</B></LI></UL></TD> <TD> <A HREF_DISABLED='/home/omar/LineFPGA/VGA_Top.unroutes'>All Signals Completely Routed</A></TD> </TR> <TR ALIGN=LEFT> <TD BGCOLOR='#FFFF99'><B>Design Strategy:</B></dif></TD> <TD><A HREF_DISABLED='Xilinx Default (unlocked)?&DataKey=Strategy'>Xilinx Default (unlocked)</A></TD> <TD BGCOLOR='#FFFF99'><UL><LI><B>Timing Constraints:</B></LI></UL></TD> <TD> <A HREF_DISABLED='/home/omar/LineFPGA/VGA_Top.ptwx?&DataKey=ConstraintsData'>All Constraints Met</A></TD> </TR> <TR ALIGN=LEFT> <TD BGCOLOR='#FFFF99'><B>Environment:</B></dif></TD> <TD> <A HREF_DISABLED='/home/omar/LineFPGA/VGA_Top_envsettings.html'> System Settings</A> </TD> <TD BGCOLOR='#FFFF99'><UL><LI><B>Final Timing Score:</B></LI></UL></TD> <TD>0 <A HREF_DISABLED='/home/omar/LineFPGA/VGA_Top.twx?&DataKey=XmlTimingReport'>(Timing Report)</A></TD> </TR> </TABLE> <BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'> <TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='5'><B>Device Utilization Summary</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DeviceUtilizationSummary"><B>[-]</B></a></TD></TR> <TR ALIGN=CENTER BGCOLOR='#FFFF99'> <TD ALIGN=LEFT><B>Logic Utilization</B></TD><TD><B>Used</B></TD><TD><B>Available</B></TD><TD><B>Utilization</B></TD><TD COLSPAN='2'><B>Note(s)</B></TD> </TR> <TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of Slice Flip Flops</TD> <TD ALIGN=RIGHT>237</TD> <TD ALIGN=RIGHT>3,840</TD> <TD ALIGN=RIGHT>6%</TD> <TD COLSPAN='2'> </TD> </TR> <TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of 4 input LUTs</TD> <TD ALIGN=RIGHT>852</TD> <TD ALIGN=RIGHT>3,840</TD> <TD ALIGN=RIGHT>22%</TD> <TD COLSPAN='2'> </TD> </TR> <TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of occupied Slices</TD> <TD ALIGN=RIGHT>504</TD> <TD ALIGN=RIGHT>1,920</TD> <TD ALIGN=RIGHT>26%</TD> <TD COLSPAN='2'> </TD> </TR> <TR ALIGN=RIGHT><TD ALIGN=LEFT> Number of Slices containing only related logic</TD> <TD ALIGN=RIGHT>504</TD> <TD ALIGN=RIGHT>504</TD> <TD ALIGN=RIGHT>100%</TD> <TD COLSPAN='2'> </TD> </TR> <TR ALIGN=RIGHT><TD ALIGN=LEFT> Number of Slices containing unrelated logic</TD> <TD ALIGN=RIGHT>0</TD> <TD ALIGN=RIGHT>504</TD> <TD ALIGN=RIGHT>0%</TD> <TD COLSPAN='2'> </TD> </TR> <TR ALIGN=RIGHT><TD ALIGN=LEFT>Total Number of 4 input LUTs</TD> <TD ALIGN=RIGHT>936</TD> <TD ALIGN=RIGHT>3,840</TD> <TD ALIGN=RIGHT>24%</TD> <TD COLSPAN='2'> </TD> </TR> <TR ALIGN=RIGHT><TD ALIGN=LEFT> Number used as logic</TD> <TD ALIGN=RIGHT>852</TD> <TD> </TD> <TD> </TD> <TD COLSPAN='2'> </TD> </TR> <TR ALIGN=RIGHT><TD ALIGN=LEFT> Number used as a route-thru</TD> <TD ALIGN=RIGHT>84</TD> <TD> </TD> <TD> </TD> <TD COLSPAN='2'> </TD> </TR> <TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of bonded <A HREF_DISABLED='/home/omar/LineFPGA/VGA_Top_map.xrpt?&DataKey=IOBProperties'>IOBs</A></TD> <TD ALIGN=RIGHT>29</TD> <TD ALIGN=RIGHT>173</TD> <TD ALIGN=RIGHT>16%</TD> <TD COLSPAN='2'> </TD> </TR> <TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of RAMB16s</TD> <TD ALIGN=RIGHT>6</TD> <TD ALIGN=RIGHT>12</TD> <TD ALIGN=RIGHT>50%</TD> <TD COLSPAN='2'> </TD> </TR> <TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of BUFGMUXs</TD> <TD ALIGN=RIGHT>2</TD> <TD ALIGN=RIGHT>8</TD> <TD ALIGN=RIGHT>25%</TD> <TD COLSPAN='2'> </TD> </TR> <TR ALIGN=RIGHT><TD ALIGN=LEFT>Average Fanout of Non-Clock Nets</TD> <TD ALIGN=RIGHT>2.90</TD> <TD> </TD> <TD> </TD> <TD COLSPAN='2'> </TD> </TR> </TABLE> <BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'> <TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='4'><B>Performance Summary</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=PerformanceSummary"><B>[-]</B></a></TD></TR> <TR ALIGN=LEFT> <TD BGCOLOR='#FFFF99'><B>Final Timing Score:</B></TD> <TD>0 (Setup: 0, Hold: 0)</TD> <TD BGCOLOR='#FFFF99'><B>Pinout Data:</B></TD> <TD COLSPAN='2'><A HREF_DISABLED='/home/omar/LineFPGA/VGA_Top_par.xrpt?&DataKey=PinoutData'>Pinout Report</A></TD> </TR> <TR ALIGN=LEFT> <TD BGCOLOR='#FFFF99'><B>Routing Results:</B></TD><TD> <A HREF_DISABLED='/home/omar/LineFPGA/VGA_Top.unroutes'>All Signals Completely Routed</A></TD> <TD BGCOLOR='#FFFF99'><B>Clock Data:</B></TD> <TD COLSPAN='2'><A HREF_DISABLED='/home/omar/LineFPGA/VGA_Top_par.xrpt?&DataKey=ClocksData'>Clock Report</A></TD> </TR> <TR ALIGN=LEFT> <TD BGCOLOR='#FFFF99'><B>Timing Constraints:</B></TD> <TD> <A HREF_DISABLED='/home/omar/LineFPGA/VGA_Top.ptwx?&DataKey=ConstraintsData'>All Constraints Met</A></TD> <TD BGCOLOR='#FFFF99'><B> </B></TD> <TD COLSPAN='2'> </TD> </TABLE> <BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'> <TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>Detailed Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DetailedReports"><B>[-]</B></a></TD></TR> <TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD><B>Generated</B></TD> <TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Infos</B></TD></TR> <TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/omar/LineFPGA/VGA_Top.syr'>Synthesis Report</A></TD><TD>Current</TD><TD>Tue May 17 19:21:46 2011</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='/home/omar/LineFPGA/_xmsgs/xst.xmsgs?&DataKey=Warning'>18 Warnings (18 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='/home/omar/LineFPGA/_xmsgs/xst.xmsgs?&DataKey=Info'>9 Infos (9 new)</A></TD></TR> <TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/omar/LineFPGA/VGA_Top.bld'>Translation Report</A></TD><TD>Current</TD><TD>Tue May 17 19:21:53 2011</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'>0</TD></TR> <TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/omar/LineFPGA/VGA_Top_map.mrp'>Map Report</A></TD><TD>Current</TD><TD>Tue May 17 19:22:02 2011</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='/home/omar/LineFPGA/_xmsgs/map.xmsgs?&DataKey=Info'>2 Infos (0 new)</A></TD></TR> <TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/omar/LineFPGA/VGA_Top.par'>Place and Route Report</A></TD><TD>Current</TD><TD>Tue May 17 19:22:40 2011</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='/home/omar/LineFPGA/_xmsgs/par.xmsgs?&DataKey=Info'>3 Infos (0 new)</A></TD></TR> <TR ALIGN=LEFT><TD>Power Report</TD><TD> </TD><TD> </TD><TD> </TD><TD> </TD><TD COLSPAN='2'> </TD></TR> <TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/omar/LineFPGA/VGA_Top.twr'>Post-PAR Static Timing Report</A></TD><TD>Current</TD><TD>Tue May 17 19:22:43 2011</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='/home/omar/LineFPGA/_xmsgs/trce.xmsgs?&DataKey=Info'>5 Infos (0 new)</A></TD></TR> <TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/omar/LineFPGA/VGA_Top.bgn'>Bitgen Report</A></TD><TD>Current</TD><TD>Tue May 17 19:22:51 2011</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='/home/omar/LineFPGA/_xmsgs/bitgen.xmsgs?&DataKey=Info'>1 Info (0 new)</A></TD></TR> </TABLE> <BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'> <TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='3'><B>Secondary Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=SecondaryReports"><B>[-]</B></a></TD></TR> <TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD COLSPAN='2'><B>Generated</B></TD></TR> <TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/omar/LineFPGA/isim.log'>ISIM Simulator Log</A></TD><TD>Out of Date</TD><TD COLSPAN='2'>Mon May 16 09:19:22 2011</TD></TR> <TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/omar/LineFPGA/usage_statistics_webtalk.html'>WebTalk Report</A></TD><TD>Current</TD><TD COLSPAN='2'>Tue May 17 19:22:52 2011</TD></TR> <TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/omar/LineFPGA/webtalk.log'>WebTalk Log File</A></TD><TD>Current</TD><TD COLSPAN='2'>Tue May 17 19:22:58 2011</TD></TR> </TABLE> <br><center><b>Date Generated:</b> 05/17/2011 - 19:22:58</center> </BODY></HTML>