URL
https://opencores.org/ocsvn/ha1588/ha1588/trunk
Subversion Repositories ha1588
[/] [ha1588/] [tags/] [v2p0/] [rtl/] [top/] [ha1588.v] - Rev 27
Go to most recent revision | Compare with Previous | Blame | View Log
`timescale 1ns/1ns module ha1588 ( input rst,clk, input wr_in,rd_in, input [ 7:0] addr_in, input [31:0] data_in, output [31:0] data_out, input rtc_clk, input rx_gmii_clk, input rx_gmii_ctrl, input [7:0] rx_gmii_data, input tx_gmii_clk, input tx_gmii_ctrl, input [7:0] tx_gmii_data ); wire rtc_rst; wire rtc_time_ld, rtc_period_ld, rtc_adj_ld; wire [37:0] rtc_time_reg_ns; wire [47:0] rtc_time_reg_sec; wire [39:0] rtc_period; wire [37:0] rtc_time_acc_modulo; wire [31:0] rtc_adj_ld_data; wire [39:0] rtc_period_adj; wire [37:0] rtc_time_reg_ns_val; wire [47:0] rtc_time_reg_sec_val; wire [35:0] rtc_time_reg_val = {rtc_time_reg_sec_val[5:0],rtc_time_reg_ns_val[37:8]}; // 64.000,000,000 sec wire rx_q_rst, rx_q_clk; wire rx_q_rd_en; wire [ 7:0] rx_q_stat; wire [63:0] rx_q_data; wire tx_q_rst, tx_q_clk; wire tx_q_rd_en; wire [ 7:0] tx_q_stat; wire [63:0] tx_q_data; rgs u_rgs ( .rst(rst), .clk(clk), .wr_in(wr_in), .rd_in(rd_in), .addr_in(addr_in), .data_in(data_in), .data_out(data_out), .rtc_clk_in(rtc_clk), .rtc_rst_out(rtc_rst), .time_ld_out(rtc_time_ld), .time_reg_ns_out(rtc_time_reg_ns), .time_reg_sec_out(rtc_time_reg_sec), .period_ld_out(rtc_period_ld), .period_out(rtc_period), .time_acc_modulo_out(rtc_time_acc_modulo), .adj_ld_out(rtc_adj_ld), .adj_ld_data_out(rtc_adj_ld_data), .period_adj_out(rtc_period_adj), .time_reg_ns_in(rtc_time_reg_ns_val), .time_reg_sec_in(rtc_time_reg_sec_val), .rx_q_rst_out(rx_q_rst), .rx_q_rd_clk_out(rx_q_clk), .rx_q_rd_en_out(rx_q_rd_en), .rx_q_stat_in(rx_q_stat), .rx_q_data_in(rx_q_data), .tx_q_rst_out(tx_q_rst), .tx_q_rd_clk_out(tx_q_clk), .tx_q_rd_en_out(tx_q_rd_en), .tx_q_stat_in(tx_q_stat), .tx_q_data_in(tx_q_data) ); rtc u_rtc ( .rst(rtc_rst), .clk(rtc_clk), .time_ld(rtc_time_ld), .time_reg_ns_in(rtc_time_reg_ns), .time_reg_sec_in(rtc_time_reg_sec), .period_ld(rtc_period_ld), .period_in(rtc_period), .time_acc_modulo(rtc_time_acc_modulo), .adj_ld(rtc_adj_ld), .adj_ld_data(rtc_adj_ld_data), .period_adj(rtc_period_adj), .time_reg_ns(rtc_time_reg_ns_val), .time_reg_sec(rtc_time_reg_sec_val) ); tsu u_rx_tsu ( .rst(rst), .gmii_clk(rx_gmii_clk), .gmii_ctrl(rx_gmii_ctrl), .gmii_data(rx_gmii_data), .rtc_timer_clk(rtc_clk), .rtc_timer_in(rtc_time_reg_val), .q_rst(rx_q_rst), .q_rd_clk(rx_q_clk), .q_rd_en(rx_q_rd_en), .q_rd_stat(rx_q_stat), .q_rd_data(rx_q_data) ); tsu u_tx_tsu ( .rst(rst), .gmii_clk(tx_gmii_clk), .gmii_ctrl(tx_gmii_ctrl), .gmii_data(tx_gmii_data), .rtc_timer_clk(rtc_clk), .rtc_timer_in(rtc_time_reg_val), .q_rst(tx_q_rst), .q_rd_clk(tx_q_clk), .q_rd_en(tx_q_rd_en), .q_rd_stat(tx_q_stat), .q_rd_data(tx_q_data) ); endmodule
Go to most recent revision | Compare with Previous | Blame | View Log