OpenCores
URL https://opencores.org/ocsvn/ha1588/ha1588/trunk

Subversion Repositories ha1588

[/] [ha1588/] [trunk/] [par/] [xilinx/] [ha1588.ppr] - Rev 69

Compare with Previous | Blame | View Log

<?xml version="1.0"?>
<!--Product Version: PlanAhead v14.3-->
<Project Version="4" Minor="36">
        <FileSet Dir="sources_1" File="fileset.xml"/>
        <FileSet Dir="constrs_1" File="fileset.xml"/>
        <FileSet Dir="sim_1" File="fileset.xml"/>
        <RunSet Dir="runs" File="runs.xml"/>
        <DefaultLaunch Dir="$PRUNDIR"/>
        <DefaultPromote Dir="$PROMOTEDIR"/>
        <Config>
                <Option Name="Id" Val="257a421aaf6043e4ace6467c5dfc9da0"/>
                <Option Name="Part" Val="xc7z020clg484-1"/>
                <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
                <Option Name="TargetLanguage" Val="Verilog"/>
                <Option Name="TargetSimulator" Val="ISim"/>
                <Option Name="Board" Val="zc702"/>
                <Option Name="SourceMgmtMode" Val="All"/>
                <Option Name="ActiveSimSet" Val="sim_1"/>
                <Option Name="CxlOverwriteLibs" Val="1"/>
                <Option Name="CxlFuncsim" Val="1"/>
                <Option Name="CxlTimesim" Val="1"/>
                <Option Name="CxlCore" Val="1"/>
                <Option Name="CxlEdk" Val="0"/>
                <Option Name="CxlExcludeCores" Val="1"/>
                <Option Name="CxlExcludeSubLibs" Val="0"/>
        </Config>
</Project>

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.