OpenCores
URL https://opencores.org/ocsvn/i2c_master_slave_core/i2c_master_slave_core/trunk

Subversion Repositories i2c_master_slave_core

[/] [i2c_master_slave_core/] [trunk/] [i2c_master_slave_core/] [i2c_master_slave_core/] [svtb/] [Readme] - Rev 6

Compare with Previous | Blame | View Log


This Directory contains all files which are required to run this VMM testbench. 
Scripts are not given as it vary from compiler to compiler.

The Basic structure of file system is given below.

vmm_i2c_top.sv
|
|--- vmm_clkgen.sv
|--- vmm_program_test.sv
                |
                |--- vmm_i2c_env.sv (This is the environment file and all transactors and packet files 
                                                        are included in this file)

Please note that for transition coverage in register testcase (write-write-read), another file is
availabe which is vmm_program1_test.sv. In this file Scenario_generator_class is extended and
program and top level module is also available. 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.