URL
https://opencores.org/ocsvn/i2c_master_slave_core/i2c_master_slave_core/trunk
Subversion Repositories i2c_master_slave_core
[/] [i2c_master_slave_core/] [trunk/] [i2c_master_slave_core/] [i2c_master_slave_core/] [svtb/] [vmm_svtb/] [vmm_i2c_reg_pkt.sv] - Rev 6
Compare with Previous | Blame | View Log
//////////////////////////////////////////////////////////////////////////////////////////// //// Verification Engineer: Atish Jaiswal //// Company Name : TooMuch Semiconductor Solutions Pvt Ltd. //// //// Description of the Source File: //// This source code defines Register Packet. This packet will be used while running //// Register Read-Write Testcases and this packet will be sent to Scoreboard from W/B //// Master Driver to Scoreboard and Coverage Module. //// //// ////////////////////////////////////////////////////////////////////////////////////////////`include "vmm.sv"class register_pkt extends vmm_data;vmm_log log;bit [7:0] reg_address;bit [7:0] data_byte;bit wr_rd;bit reset_bit;function new();super.new(this.log);this.log = new("Reg Data", "class");endfunctionfunction vmm_data copy(vmm_data to = null);copy = new this;endfunctionfunction void display();this.log.start_msg(vmm_log::NOTE_TYP);void'(this.log.text($psprintf("slave_address is %b", this.reg_address)));void'(this.log.text($psprintf("data_byte is %b", this.data_byte)));void'(this.log.text($psprintf("write_read is %b", this.wr_rd)));void'(this.log.text($psprintf("reset_bit is %b", this.reset_bit)));this.log.end_msg();endfunctionendclass