Subversion Repositories idea

ENTITY halfadder IS
PORT (
  a      : in  BIT;
  b      : in  BIT;
  cout   : out BIT;
  sout   : out BIT;
  vdd    : in  BIT;
  vss    : in  BIT
);
END halfadder;

ARCHITECTURE behaviour_data_flow OF halfadder IS

BEGIN
  ASSERT ((vdd and not (vss)) = '1')
  REPORT "power supply is missing on halfadder"
  SEVERITY WARNING;
  sout <= (a xor b);
  cout <= (a and b);
END;