URL
https://opencores.org/ocsvn/idea/idea/trunk
Subversion Repositories idea
[/] [idea/] [trunk/] [behavioral/] [key_regulator/] [adder01.vbe] - Rev 10
Go to most recent revision | Compare with Previous | Blame | View Log
-- VHDL data flow description generated from `adder01`
-- date : Mon Jul 30 22:16:40 2001
-- Entity Declaration
ENTITY adder01 IS
PORT (
a : in BIT; -- a
b : in BIT; -- b
cin : in BIT; -- cin
sum : out BIT; -- sum
cout : out BIT; -- cout
vdd : in BIT; -- vdd
vss : in BIT -- vss
);
END adder01;
-- Architecture Declaration
ARCHITECTURE behaviour_data_flow OF adder01 IS
BEGIN
ASSERT ((vdd and not (vss)) = '1')
REPORT "power supply is missing on adder17x"
SEVERITY WARNING;
cout <= ((a and b) or (cin and (a or b)));
sum <= (a xor b xor cin);
END;
Go to most recent revision | Compare with Previous | Blame | View Log