URL
https://opencores.org/ocsvn/instruction_list_pipelined_processor_with_peripherals/instruction_list_pipelined_processor_with_peripherals/trunk
Subversion Repositories instruction_list_pipelined_processor_with_peripherals
[/] [instruction_list_pipelined_processor_with_peripherals/] [trunk/] [hdl/] [defines.v] - Rev 3
Go to most recent revision | Compare with Previous | Blame | View Log
// 16-bit process controller defines `define immDataLen 8 // program counter & instruction register `define instLen 15 // 15-bit fixed-length instructions `define instOpCodeLen 5 `define instFieldLen 10 // alu opcodes `define aluOpcodeLen 4 `define AND_alu `aluOpcodeLen'b0 `define OR_alu `aluOpcodeLen'b1 `define XOR_alu `aluOpcodeLen'b10 `define GT_alu `aluOpcodeLen'b11 `define GE_alu `aluOpcodeLen'b100 `define EQ_alu `aluOpcodeLen'b101 `define LE_alu `aluOpcodeLen'b110 `define LT_alu `aluOpcodeLen'b111 `define ADD_alu `aluOpcodeLen'b1000 `define SUB_alu `aluOpcodeLen'b1001 `define MUL_alu `aluOpcodeLen'b1010 `define DIV_alu `aluOpcodeLen'b1011 // bit RAM `define bitRamAddrLen 7 // 7-bit address `define bitRamDepth 128 // 2^7 = 128 locations // byte RAM `define byteRamLen 8 // 8-bit input `define byteRamAddrLen 7 // 7-bit address `define byteRamDepth 128 // 2^7 = 128 locations // input register `define inputNumber 128 // 128 inputs `define inputAddrLen 7 // 7-bit address // output register `define outputNumber 128 // 128 outputs `define outputAddrLen 7 // 7-bit address // accumulator multiplexer `define accMuxSelLen 4 // 2^4 = 16 selections available for accumulator `define accMuxSel0 `accMuxSelLen'b0 `define accMuxSel1 `accMuxSelLen'b1 `define accMuxSel2 `accMuxSelLen'b10 `define accMuxSel3 `accMuxSelLen'b11 `define accMuxSel4 `accMuxSelLen'b100 `define accMuxSel5 `accMuxSelLen'b101 // operand2 multiplexer `define op2MuxSelLen 4 // 2^4 = 16 selections available for op2 `define op2MuxSel0 `op2MuxSelLen'b0 `define op2MuxSel1 `op2MuxSelLen'b1 `define op2MuxSel2 `op2MuxSelLen'b10 `define op2MuxSel3 `op2MuxSelLen'b11 `define op2MuxSel4 `op2MuxSelLen'b100 `define op2MuxSel5 `op2MuxSelLen'b101 `define op2MuxSel6 `op2MuxSelLen'b110 //----------------------------------------------------------------------------------------------------- // peripheral defines `define timerAndCounter_peripheral `define UART_peripheral `define SPI_peripheral //----------------------------------------------------------------------------------------------------- // Timer-Counter `define tcAccLen 8 // 8-bit accumulated value `define tcPresetLen 8 // 8-bit preset value `define tcAddrLen 4 `define tcTypeLen 2 // max 4-types `define tcNumbers 16 // total 16 modules (8-timers, 8-counters) `define timerType1 `tcTypeLen'b0 `define timerType2 `tcTypeLen'b1 `define timerType3 `tcTypeLen'b10 `define counterType1 `tcTypeLen'b1 `define counterType2 `tcTypeLen'b10 //----------------------------------------------------------------------------------------------------- // UART `define dataBits 8 `define sbTick 16 // ticks for stop bits (16 for 1-stopBit) `define fifoWidth 4 `define number_fifo_regs 16 `define fifoCntrWidth 5 `define fifoDepth 16
Go to most recent revision | Compare with Previous | Blame | View Log