URL
https://opencores.org/ocsvn/instruction_list_pipelined_processor_with_peripherals/instruction_list_pipelined_processor_with_peripherals/trunk
Subversion Repositories instruction_list_pipelined_processor_with_peripherals
[/] [instruction_list_pipelined_processor_with_peripherals/] [trunk/] [hdl/] [tcLoad.v] - Rev 8
Go to most recent revision | Compare with Previous | Blame | View Log
`include "timescale.v" `include "defines.v" module tcLoad (tcLoadEn, tcAddr, dnIn, ttIn, cuIn, cdIn, tcLoadOut); input tcLoadEn; input [`tcAddrLen-1:0] tcAddr; input [`tcNumbers-1:0] dnIn, ttIn, cuIn, cdIn; output [7:0] tcLoadOut; reg [`tcNumbers-1:0] dnInReg, ttInReg, cuInReg, cdInReg; wire dnSel, ttSel, cuSel, cdSel; always @ * begin dnInReg = dnIn; ttInReg = ttIn; cuInReg = cuIn; cdInReg = cdIn; end assign dnSel = dnInReg[tcAddr]; assign ttSel = ttInReg[tcAddr]; assign cuSel = cuInReg[tcAddr]; assign cdSel = cdInReg[tcAddr]; assign tcLoadOut = {4'b0, dnSel, ttSel, cuSel, cdSel}; endmodule
Go to most recent revision | Compare with Previous | Blame | View Log