Compare with Previous | Blame | View Log
+libext+.v +access+wr +mess +incdir+../../../rtl/verilog +tcl+../bin/sim.tcl -y ../../../rtl/verilog ../../../bench/verilog/irda_sir_test.v //+gui