URL
https://opencores.org/ocsvn/layer2/layer2/trunk
Subversion Repositories layer2
[/] [layer2/] [trunk/] [vhdl/] [keyb/] [bench/] [tb_keyb.vhd] - Rev 2
Compare with Previous | Blame | View Log
-------------------------------------------------------------------------------- -- -- -------------------------------------------------------------------------------- -- Version: 1.0 -- -- Device: Spartan 3E -- -- -- -- DESCRIPTION -- -- -- -- -- -------------------------------------------------------------------------------- -- Copyright (C)2011 Mathias Hörtnagl <mathias.hoertnagl@gmail.comt> -- -- -- -- This program is free software: you can redistribute it and/or modify -- -- it under the terms of the GNU General Public License as published by -- -- the Free Software Foundation, either version 3 of the License, or -- -- (at your option) any later version. -- -- -- -- This program is distributed in the hope that it will be useful, -- -- but WITHOUT ANY WARRANTY; without even the implied warranty of -- -- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the -- -- GNU General Public License for more details. -- -- -- -- You should have received a copy of the GNU General Public License -- -- along with this program. If not, see <http://www.gnu.org/licenses/>. -- -------------------------------------------------------------------------------- library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all; library work; use work.iwb.all; use work.ikeyb.all; entity tb_keyb is port( CLK : in std_logic; PS2_CLK : in std_logic; PS2_DATA : in std_logic; LED : out std_logic_vector(7 downto 0) ); end tb_keyb; architecture tb of tb_keyb is signal si : slave_in_t; signal so : slave_out_t; signal intr : std_logic; begin si.clk <= CLK; si.rst <= '0'; si.we <= '0'; si.stb <= '1' when intr = '1' else '0'; uut0 : keyb port map( si => si, so => so, PS2_CLK => PS2_CLK, PS2_DATA => PS2_DATA, intr => intr ); LED <= so.dat(7 downto 0); end tb;