OpenCores
URL https://opencores.org/ocsvn/lcd/lcd/trunk

Subversion Repositories lcd

[/] [lcd/] [web_uploads/] [dflipflop.shtml] - Rev 6

Compare with Previous | Blame | View Log

<html>
 
<head>
<meta http-equiv="Content-Type" content="text/html; charset=windows-1252">
<meta name="GENERATOR" content="Microsoft FrontPage 4.0">
<meta name="ProgId" content="FrontPage.Editor.Document">
<title>Behavioural data flow description for D-FlipFlop</title>
</head>
 
<body bgcolor="#66FF99">
 
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><font size="4"><b>Behavioural
data flow description for D-Flip Flop</b></font></p>
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0">&nbsp;</p>
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0">ENTITY dffres IS<o:p>
</o:p>
</p>
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
</span>PORT (<o:p>
</o:p>
</p>
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
</span>input<span style="mso-spacerun: yes">&nbsp;&nbsp; </span>: in bit;<span style="mso-tab-count:1">&nbsp;
</span><o:p>
</o:p>
</p>
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
</span>clk<span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;&nbsp; </span>: in
bit;<span style="mso-tab-count:1">&nbsp;&nbsp; </span><o:p>
</o:p>
</p>
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
</span>reset<span style="mso-spacerun: yes">&nbsp;&nbsp; </span>: in bit; <o:p>
</o:p>
</p>
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
</span>output<span style="mso-spacerun: yes">&nbsp; </span>: out bit;<span style="mso-tab-count:1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><o:p>
</o:p>
</p>
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
</span>vdd<span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;&nbsp; </span>: in
bit;<span style="mso-tab-count:1"> </span><o:p>
</o:p>
</p>
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
</span>vss<span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;&nbsp; </span>: in
bit<span style="mso-tab-count:1">&nbsp;&nbsp; </span><o:p>
</o:p>
</p>
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
</span>);<o:p>
</o:p>
</p>
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0">END dffres;<o:p>
</o:p>
</p>
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0">&nbsp;<o:p>
</o:p>
</p>
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0">ARCHITECTURE VBE OF
dffres IS<o:p>
</o:p>
</p>
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
</span>SIGNAL<span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp; </span>dffres_reg<span style="mso-spacerun:
yes">&nbsp; </span>: REG_BIT REGISTER;<span style="mso-tab-count:1">&nbsp;&nbsp;&nbsp;&nbsp;
</span><o:p>
</o:p>
</p>
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span><o:p>
</o:p>
</p>
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0">BEGIN<o:p>
</o:p>
</p>
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
</span>ASSERT ((vdd and not (vss)) = '1')<o:p>
</o:p>
</p>
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
</span>REPORT &quot;power supply is missing on dffres&quot;<o:p>
</o:p>
</p>
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
</span>SEVERITY WARNING;<o:p>
</o:p>
</p>
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
</span><o:p>
</o:p>
</p>
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
</span><o:p>
</o:p>
</p>
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
</span>dff : BLOCK ( ( clk AND NOT (clk'STABLE)) = '1' )<o:p>
</o:p>
</p>
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
</span>BEGIN<o:p>
</o:p>
</p>
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span>dffres_reg &lt;= GUARDED '1' WHEN (reset = '1') else NOT input; <o:p>
</o:p>
</p>
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
</span>END BLOCK dff;<o:p>
</o:p>
</p>
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
</span><o:p>
</o:p>
</p>
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
</span>output &lt;= NOT dffres_reg ;<span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
</span><o:p>
</o:p>
</p>
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0">END ;</p>
 
</body>
 
</html>
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.