OpenCores
URL https://opencores.org/ocsvn/loadbalancer/loadbalancer/trunk

Subversion Repositories loadbalancer

[/] [loadbalancer/] [trunk/] [output_port_lookup.bsf] - Rev 2

Compare with Previous | Blame | View Log

/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
        (rect 16 16 344 176)
        (text "output_port_lookup" (rect 5 0 98 12)(font "Arial" ))
        (text "inst" (rect 8 144 25 156)(font "Arial" ))
        (port
                (pt 0 32)
                (input)
                (text "out_rdy" (rect 0 0 37 12)(font "Arial" ))
                (text "out_rdy" (rect 21 27 58 39)(font "Arial" ))
                (line (pt 0 32)(pt 16 32)(line_width 1))
        )
        (port
                (pt 0 48)
                (input)
                (text "in_data[DATA_WIDTH-1..0]" (rect 0 0 135 12)(font "Arial" ))
                (text "in_data[DATA_WIDTH-1..0]" (rect 21 43 156 55)(font "Arial" ))
                (line (pt 0 48)(pt 16 48)(line_width 3))
        )
        (port
                (pt 0 64)
                (input)
                (text "in_ctrl[CTRL_WIDTH-1..0]" (rect 0 0 129 12)(font "Arial" ))
                (text "in_ctrl[CTRL_WIDTH-1..0]" (rect 21 59 150 71)(font "Arial" ))
                (line (pt 0 64)(pt 16 64)(line_width 3))
        )
        (port
                (pt 0 80)
                (input)
                (text "in_wr" (rect 0 0 24 12)(font "Arial" ))
                (text "in_wr" (rect 21 75 45 87)(font "Arial" ))
                (line (pt 0 80)(pt 16 80)(line_width 1))
        )
        (port
                (pt 0 96)
                (input)
                (text "en" (rect 0 0 11 12)(font "Arial" ))
                (text "en" (rect 21 91 32 103)(font "Arial" ))
                (line (pt 0 96)(pt 16 96)(line_width 1))
        )
        (port
                (pt 0 112)
                (input)
                (text "clk" (rect 0 0 14 12)(font "Arial" ))
                (text "clk" (rect 21 107 35 119)(font "Arial" ))
                (line (pt 0 112)(pt 16 112)(line_width 1))
        )
        (port
                (pt 0 128)
                (input)
                (text "reset" (rect 0 0 24 12)(font "Arial" ))
                (text "reset" (rect 21 123 45 135)(font "Arial" ))
                (line (pt 0 128)(pt 16 128)(line_width 1))
        )
        (port
                (pt 328 32)
                (output)
                (text "out_data[DATA_WIDTH-1..0]" (rect 0 0 142 12)(font "Arial" ))
                (text "out_data[DATA_WIDTH-1..0]" (rect 165 27 307 39)(font "Arial" ))
                (line (pt 328 32)(pt 312 32)(line_width 3))
        )
        (port
                (pt 328 48)
                (output)
                (text "out_ctrl[CTRL_WIDTH-1..0]" (rect 0 0 136 12)(font "Arial" ))
                (text "out_ctrl[CTRL_WIDTH-1..0]" (rect 171 43 307 55)(font "Arial" ))
                (line (pt 328 48)(pt 312 48)(line_width 3))
        )
        (port
                (pt 328 64)
                (output)
                (text "out_wr" (rect 0 0 31 12)(font "Arial" ))
                (text "out_wr" (rect 276 59 307 71)(font "Arial" ))
                (line (pt 328 64)(pt 312 64)(line_width 1))
        )
        (port
                (pt 328 80)
                (output)
                (text "in_rdy" (rect 0 0 30 12)(font "Arial" ))
                (text "in_rdy" (rect 277 75 307 87)(font "Arial" ))
                (line (pt 328 80)(pt 312 80)(line_width 1))
        )
        (parameter
                "DATA_WIDTH"
                "64"
                ""
        )
        (parameter
                "CTRL_WIDTH"
                ""
                ""
        )
        (parameter
                "UDP_REG_SRC_WIDTH"
                "2"
                ""
        )
        (parameter
                "INPUT_ARBITER_STAGE_NUM"
                "2"
                ""
        )
        (parameter
                "NUM_OUTPUT_QUEUES"
                "8"
                ""
        )
        (parameter
                "STAGE_NUM"
                "4"
                ""
        )
        (parameter
                "NUM_IQ_BITS"
                "3"
                ""
        )
        (drawing
                (rectangle (rect 16 16 312 144)(line_width 1))
        )
        (annotation_block (parameter)(rect 344 -64 444 16))
)

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.