URL
https://opencores.org/ocsvn/lwrisc/lwrisc/trunk
Subversion Repositories lwrisc
[/] [lwrisc/] [trunk/] [QU2/] [db/] [ClaiRISC_core.fit.qmsg] - Rev 19
Compare with Previous | Blame | View Log
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3}{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.2 Build 157 12/07/2004 SJ Full Version " "Info: Version 4.2 Build 157 12/07/2004 SJ Full Version" { } { } 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 10 16:26:50 2008 " "Info: Processing started: Mon Mar 10 16:26:50 2008" { } { } 0} } { } 4}{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --import_settings_files=off --export_settings_files=off ClaiRISC -c ClaiRISC_core " "Info: Command: quartus_fit --import_settings_files=off --export_settings_files=off ClaiRISC -c ClaiRISC_core" { } { } 0}{ "Info" "IMPP_MPP_USER_DEVICE" "ClaiRISC_core EP1C6Q240C6 " "Info: Selected device EP1C6Q240C6 for design \"ClaiRISC_core\"" { } { } 0}{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" { } { } 0}{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices. " { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12Q240C6 " "Info: Device EP1C12Q240C6 is compatible" { } { } 2} } { } 2}{ "Info" "IFSAC_FSAC_PINS_MISSING_LOCATION_INFO" "42 42 " "Info: No exact pin location assignment(s) for 42 pins of 42 total pins" { { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "wb_din\[0\] " "Info: Pin wb_din\[0\] not assigned to an exact location on the device" { } { { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2938 21 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "wb_din\[0\]" } } } } { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "" { wb_din[0] } "NODE_NAME" } "" } } { "D:/LWRISC/QU2/ClaiRISC_core.fld" "" { Floorplan "D:/LWRISC/QU2/ClaiRISC_core.fld" "" "" { wb_din[0] } "NODE_NAME" } } } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "wb_din\[1\] " "Info: Pin wb_din\[1\] not assigned to an exact location on the device" { } { { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2938 21 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "wb_din\[1\]" } } } } { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "" { wb_din[1] } "NODE_NAME" } "" } } { "D:/LWRISC/QU2/ClaiRISC_core.fld" "" { Floorplan "D:/LWRISC/QU2/ClaiRISC_core.fld" "" "" { wb_din[1] } "NODE_NAME" } } } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "wb_din\[2\] " "Info: Pin wb_din\[2\] not assigned to an exact location on the device" { } { { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2938 21 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "wb_din\[2\]" } } } } { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "" { wb_din[2] } "NODE_NAME" } "" } } { "D:/LWRISC/QU2/ClaiRISC_core.fld" "" { Floorplan "D:/LWRISC/QU2/ClaiRISC_core.fld" "" "" { wb_din[2] } "NODE_NAME" } } } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "wb_din\[3\] " "Info: Pin wb_din\[3\] not assigned to an exact location on the device" { } { { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2938 21 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "wb_din\[3\]" } } } } { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "" { wb_din[3] } "NODE_NAME" } "" } } { "D:/LWRISC/QU2/ClaiRISC_core.fld" "" { Floorplan "D:/LWRISC/QU2/ClaiRISC_core.fld" "" "" { wb_din[3] } "NODE_NAME" } } } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "wb_din\[4\] " "Info: Pin wb_din\[4\] not assigned to an exact location on the device" { } { { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2938 21 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "wb_din\[4\]" } } } } { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "" { wb_din[4] } "NODE_NAME" } "" } } { "D:/LWRISC/QU2/ClaiRISC_core.fld" "" { Floorplan "D:/LWRISC/QU2/ClaiRISC_core.fld" "" "" { wb_din[4] } "NODE_NAME" } } } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "wb_din\[5\] " "Info: Pin wb_din\[5\] not assigned to an exact location on the device" { } { { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2938 21 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "wb_din\[5\]" } } } } { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "" { wb_din[5] } "NODE_NAME" } "" } } { "D:/LWRISC/QU2/ClaiRISC_core.fld" "" { Floorplan "D:/LWRISC/QU2/ClaiRISC_core.fld" "" "" { wb_din[5] } "NODE_NAME" } } } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "wb_din\[6\] " "Info: Pin wb_din\[6\] not assigned to an exact location on the device" { } { { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2938 21 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "wb_din\[6\]" } } } } { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "" { wb_din[6] } "NODE_NAME" } "" } } { "D:/LWRISC/QU2/ClaiRISC_core.fld" "" { Floorplan "D:/LWRISC/QU2/ClaiRISC_core.fld" "" "" { wb_din[6] } "NODE_NAME" } } } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "wb_din\[7\] " "Info: Pin wb_din\[7\] not assigned to an exact location on the device" { } { { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2938 21 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "wb_din\[7\]" } } } } { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "" { wb_din[7] } "NODE_NAME" } "" } } { "D:/LWRISC/QU2/ClaiRISC_core.fld" "" { Floorplan "D:/LWRISC/QU2/ClaiRISC_core.fld" "" "" { wb_din[7] } "NODE_NAME" } } } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "out0_out_0_ " "Info: Pin out0_out_0_ not assigned to an exact location on the device" { } { { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2941 52 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "out0\[0\]" } } } } { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "" { out0[0] } "NODE_NAME" } "" } } { "D:/LWRISC/QU2/ClaiRISC_core.fld" "" { Floorplan "D:/LWRISC/QU2/ClaiRISC_core.fld" "" "" { out0[0] } "NODE_NAME" } } } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "out0_out_1_ " "Info: Pin out0_out_1_ not assigned to an exact location on the device" { } { { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2941 52 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "out0\[1\]" } } } } { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "" { out0[1] } "NODE_NAME" } "" } } { "D:/LWRISC/QU2/ClaiRISC_core.fld" "" { Floorplan "D:/LWRISC/QU2/ClaiRISC_core.fld" "" "" { out0[1] } "NODE_NAME" } } } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "out0_out_2_ " "Info: Pin out0_out_2_ not assigned to an exact location on the device" { } { { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2941 52 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "out0\[2\]" } } } } { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "" { out0[2] } "NODE_NAME" } "" } } { "D:/LWRISC/QU2/ClaiRISC_core.fld" "" { Floorplan "D:/LWRISC/QU2/ClaiRISC_core.fld" "" "" { out0[2] } "NODE_NAME" } } } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "out0_out_3_ " "Info: Pin out0_out_3_ not assigned to an exact location on the device" { } { { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2941 52 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "out0\[3\]" } } } } { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "" { out0[3] } "NODE_NAME" } "" } } { "D:/LWRISC/QU2/ClaiRISC_core.fld" "" { Floorplan "D:/LWRISC/QU2/ClaiRISC_core.fld" "" ""{ out0[3] } "NODE_NAME" } } } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "out0_out_4_ " "Info: Pin out0_out_4_ not assigned to an exact location on the device" { } { { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2941 52 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "out0\[4\]" } } } } { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "" { out0[4] } "NODE_NAME" } "" } } { "D:/LWRISC/QU2/ClaiRISC_core.fld" "" { Floorplan "D:/LWRISC/QU2/ClaiRISC_core.fld" "" "" { out0[4] } "NODE_NAME" } } } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "out0_out_5_ " "Info: Pin out0_out_5_ not assigned to an exact location on the device" { } { { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2941 520 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "out0\[5\]" } } } } { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "" { out0[5] } "NODE_NAME" } "" } } { "D:/LWRISC/QU2/ClaiRISC_core.fld" "" { Floorplan "D:/LWRISC/QU2/ClaiRISC_core.fld" "" "" { out0[5] } "NODE_NAME" } } } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "out0_out_6_ " "Info: Pin out0_out_6_ not assigned to an exact location on the device" { } { { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2941 52 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "out0\[6\]" } } } } { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "" { out0[6] } "NODE_NAME" } "" } } { "D:/LWRISC/QU2/ClaiRISC_core.fld" "" { Floorplan "D:/LWRISC/QU2/ClaiRISC_core.fld" "" "" { out0[6] } "NODE_NAME" } } } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "out0_out_7_ " "Info: Pin out0_out_7_ not assigned to an exact location on the device" { } { { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2941 52 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "out0\[7\]" } } } } { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "" { out0[7] } "NODE_NAME" } "" } } { "D:/LWRISC/QU2/ClaiRISC_core.fld" "" { Floorplan "D:/LWRISC/QU2/ClaiRISC_core.fld" "" "" { out0[7] } "NODE_NAME" } } } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "out1_out_0_ " "Info: Pin out1_out_0_ not assigned to an exact location on the device" { } { { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2942 52 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "out1\[0\]" } } } } { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "" { out1[0] } "NODE_NAME" } "" } } { "D:/LWRISC/QU2/ClaiRISC_core.fld" "" { Floorplan "D:/LWRISC/QU2/ClaiRISC_core.fld" "" "" { out1[0] } "NODE_NAME" } } } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "out1_out_1_ " "Info: Pin out1_out_1_ not assigned to an exact location on the device" { } { { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2942 52 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "out1\[1\]" } } } } { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "" { out1[1] } "NODE_NAME" } "" } } { "D:/LWRISC/QU2/ClaiRISC_core.fld" "" { Floorplan "D:/LWRISC/QU2/ClaiRISC_core.fld" "" "" { out1[1] } "NODE_NAME" } } } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "out1_out_2_ " "Info: Pin out1_out_2_ not assigned to an exact location on the device" { } { { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2942 52 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "out1\[2\]" } } } } { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "" { out1[2] } "NODE_NAME" } "" } } { "D:/LWRISC/QU2/ClaiRISC_core.fld" "" { Floorplan "D:/LWRISC/QU2/ClaiRISC_core.fld" "" "" { out1[2] } "NODE_NAME" } } } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "out1_out_3_ " "Info: Pin out1_out_3_ not assigned to an exact location on the device" { } { { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2942 52 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "out1\[3\]" } } } } { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "" { out1[3] } "NODE_NAME" } "" } } { "D:/LWRISC/QU2/ClaiRISC_core.fld" "" { Floorplan "D:/LWRISC/QU2/ClaiRISC_core.fld" "" "" { out1[3] } "NODE_NAME" } } } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "out1_out_4_ " "Info: Pin out1_out_4_ not assigned to an exact location on the device" { } { { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2942 52 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "out1\[4\]" } } } } { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "" { out1[4] } "NODE_NAME" } "" } } { "D:/LWRISC/QU2/ClaiRISC_core.fld" "" { Floorplan "D:/LWRISC/QU2/ClaiRISC_core.fld" "" "" { out1[4] } "NODE_NAME" } } } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "out1_out_5_ " "Info: Pin out1_out_5_ not assigned to an exact location on the device" { } { { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2942 52 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "out1\[5\]" } } } } { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "" { out1[5] } "NODE_NAME" } "" } } { "D:/LWRISC/QU2/ClaiRISC_core.fld" "" { Floorplan "D:/LWRISC/QU2/ClaiRISC_core.fld" "" "" { out1[5] } "NODE_NAME" } } } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "out1_out_6_ " "Info: Pin out1_out_6_ not assigned to an exact location on the device" { } { { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2942 52 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "out1\[6\]" } } } } { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "" { out1[6] } "NODE_NAME" } "" } } { "D:/LWRISC/QU2/ClaiRISC_core.fld" "" { Floorplan "D:/LWRISC/QU2/ClaiRISC_core.fld" "" "" { out1[6] } "NODE_NAME" } } } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "out1_out_7_ " "Info: Pin out1_out_7_ not assigned to an exact location on the device" { } { { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2942 52 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "out1\[7\]" } } } } { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "" { out1[7] } "NODE_NAME" } "" } } { "D:/LWRISC/QU2/ClaiRISC_core.fld" "" { Floorplan "D:/LWRISC/QU2/ClaiRISC_core.fld" "" "" { out1[7] } "NODE_NAME" } } } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "clk_in " "Info: Pin clk_in not assigned to an exact location onthe device" { } { { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2936 12 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "" { clk } "NODE_NAME" } "" } } { "D:/LWRISC/QU2/ClaiRISC_core.fld" "" { Floorplan "D:/LWRISC/QU2/ClaiRISC_core.fld" "" "" { clk } "NODE_NAME" } } } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rst_in " "Info: Pin rst_in not assigned to an exact location on the device" { } { { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2937 12 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "" { rst } "NODE_NAME" } "" } } { "D:/LWRISC/QU2/ClaiRISC_core.fld" "" { Floorplan "D:/LWRISC/QU2/ClaiRISC_core.fld" "" "" { rst } "NODE_NAME" } } } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in1_in_0_ " "Info: Pin in1_in_0_ not assigned to an exact location on the device" { } { { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2940 18 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "in1\[0\]" } } } } { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "" { in1[0] } "NODE_NAME" } "" } } { "D:/LWRISC/QU2/ClaiRISC_core.fld" "" { Floorplan "D:/LWRISC/QU2/ClaiRISC_core.fld" "" "" { in1[0] } "NODE_NAME" } } } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in1_in_1_ " "Info: Pin in1_in_1_ not assigned to an exact location on the device" { } { { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2940 18 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "in1\[1\]" } } } } { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "" { in1[1] } "NODE_NAME" } "" } } { "D:/LWRISC/QU2/ClaiRISC_core.fld" "" { Floorplan "D:/LWRISC/QU2/ClaiRISC_core.fld" "" "" { in1[1] } "NODE_NAME" } } } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in1_in_7_ " "Info: Pin in1_in_7_ not assigned to an exact location on the device" { } { { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2940 18 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "in1\[7\]" } } } } { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "" { in1[7] } "NODE_NAME" } "" } } { "D:/LWRISC/QU2/ClaiRISC_core.fld" "" { Floorplan "D:/LWRISC/QU2/ClaiRISC_core.fld" "" "" { in1[7] } "NODE_NAME" } } } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in0_in_0_ " "Info: Pin in0_in_0_ not assigned to an exact location on the device" { } { { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2939 18 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "in0\[0\]" } } } } { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "" { in0[0] } "NODE_NAME" } "" } } { "D:/LWRISC/QU2/ClaiRISC_core.fld" "" { Floorplan "D:/LWRISC/QU2/ClaiRISC_core.fld" "" "" { in0[0] } "NODE_NAME" } } } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in0_in_1_ " "Info: Pin in0_in_1_ not assigned to an exact location on the device" { } { { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2939 18 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "in0\[1\]" } } } } { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "" { in0[1] } "NODE_NAME" } "" } } { "D:/LWRISC/QU2/ClaiRISC_core.fld" "" { Floorplan "D:/LWRISC/QU2/ClaiRISC_core.fld" "" "" { in0[1] } "NODE_NAME" } } } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in1_in_2_ " "Info: Pin in1_in_2_ not assigned to an exact location on the device" { } { { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2940 18 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "in1\[2\]" } } } } { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "" { in1[2] } "NODE_NAME" } "" } } { "D:/LWRISC/QU2/ClaiRISC_core.fld" "" { Floorplan "D:/LWRISC/QU2/ClaiRISC_core.fld" "" "" { in1[2] } "NODE_NAME" } } } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in1_in_3_ " "Info: Pin in1_in_3_ not assigned to an exact location on the device" { } { { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2940 18 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "in1\[3\]" } } } } { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "" { in1[3] } "NODE_NAME" } "" } } { "D:/LWRISC/QU2/ClaiRISC_core.fld" "" { Floorplan "D:/LWRISC/QU2/ClaiRISC_core.fld" "" "" { in1[3] } "NODE_NAME" } } } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in1_in_4_ " "Info: Pin in1_in_4_ not assigned to an exact location on the device" { } { { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2940 18 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "in1\[4\]" } } } } { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "" { in1[4] } "NODE_NAME" } "" } } { "D:/LWRISC/QU2/ClaiRISC_core.fld" "" { Floorplan "D:/LWRISC/QU2/ClaiRISC_core.fld" "" "" { in1[4] } "NODE_NAME" } } } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in1_in_5_ " "Info: Pin in1_in_5_ not assigned to an exact location on the device" { } { { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2940 18 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "in1\[5\]" } } } } { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "" { in1[5] } "NODE_NAME" } "" } } { "D:/LWRISC/QU2/ClaiRISC_core.fld" "" { Floorplan "D:/LWRISC/QU2/ClaiRISC_core.fld" "" "" { in1[5] } "NODE_NAME" } } } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in1_in_6_ " "Info: Pin in1_in_6_ not assigned to an exact location on the device" { } { { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2940 18 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "in1\[6\]" } } } } { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "" { in1[6] } "NODE_NAME" } "" } } { "D:/LWRISC/QU2/ClaiRISC_core.fld" "" { Floorplan "D:/LWRISC/QU2/ClaiRISC_core.fld" "" "" { in1[6] } "NODE_NAME" } } } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in0_in_7_ " "Info: Pin in0_in_7_ not assigned to an exact location on the device" { } { { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2939 18 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "in0\[7\]" } } }} { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "" { in0[7] } "NODE_NAME" } "" } } { "D:/LWRISC/QU2/ClaiRISC_core.fld" "" { Floorplan "D:/LWRISC/QU2/ClaiRISC_core.fld" "" "" { in0[7] } "NODE_NAME" } } } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in0_in_2_ " "Info: Pin in0_in_2_ not assigned to an exact location on the device" { } { { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2939 18 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "in0\[2\]" } } } } { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "" { in0[2] } "NODE_NAME" } "" } } { "D:/LWRISC/QU2/ClaiRISC_core.fld" "" { Floorplan "D:/LWRISC/QU2/ClaiRISC_core.fld" "" "" { in0[2] } "NODE_NAME" } } } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in0_in_3_ " "Info: Pin in0_in_3_ not assigned to an exact location on the device" { } { { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2939 18 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "in0\[3\]" } } } } { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "" { in0[3] } "NODE_NAME" } "" } } { "D:/LWRISC/QU2/ClaiRISC_core.fld" "" { Floorplan "D:/LWRISC/QU2/ClaiRISC_core.fld" "" "" { in0[3] } "NODE_NAME" } } } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in0_in_4_ " "Info: Pin in0_in_4_ not assigned to an exact location on the device" { } { { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2939 18 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "in0\[4\]" } } } } { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "" { in0[4] } "NODE_NAME" } "" } } { "D:/LWRISC/QU2/ClaiRISC_core.fld" "" { Floorplan "D:/LWRISC/QU2/ClaiRISC_core.fld" "" "" { in0[4] } "NODE_NAME" } } } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in0_in_5_ " "Info: Pin in0_in_5_ not assigned to an exact location on the device" { } { { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2939 18 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "in0\[5\]" } } } } { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "" { in0[5] } "NODE_NAME" } "" } } { "D:/LWRISC/QU2/ClaiRISC_core.fld" "" { Floorplan "D:/LWRISC/QU2/ClaiRISC_core.fld" "" "" { in0[5] } "NODE_NAME" } } } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in0_in_6_ " "Info: Pin in0_in_6_ not assigned to an exact location on the device" { } { { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2939 18 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "in0\[6\]" } } } } { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "" { in0[6] } "NODE_NAME" } "" } } { "D:/LWRISC/QU2/ClaiRISC_core.fld" "" { Floorplan "D:/LWRISC/QU2/ClaiRISC_core.fld" "" "" { in0[6] } "NODE_NAME" } } } 0} } { } 0}{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1 MHz " "Info: Assuming a global fmax requirement of 1 MHz" { } { } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" { } { } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" { } { } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" { } { } 0} } { } 0}{ "Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Info: Performing register packing on registers with non-logic cell location assignments" { } { } 0}{ "Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Info: Completed register packing on registers with non-logic cell location assignments" { } { } 0}{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" { } { } 0}{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 29 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 29" { } { { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2936 12 0 } } } 0}{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" { } { } 0}{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" { } { } 0}{ "Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Info: Started Fast Input/Output/OE register processing" { } { } 0}{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Info: Finished Fast Input/Output/OE register processing" { } { } 0}{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" { } { } 0}{ "Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" { } { } 0}{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" { } { } 0}{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { } { } 0}{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "41 unused 3.30 25 16 0 " "Info: Number of I/O pins in group: 41 (unused VREF, 3.30 VCCIO, 25 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "LVTTL. " "Info: I/O standards used: LVTTL." { } { } 0} } { } 0} } { } 0}{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use unused 3 41 " "Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 3 total pin(s) used -- 41 pins available" { } { } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use unused 0 48 " "Info: I/O bank number 2 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used -- 48 pins available" { } { } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use unused 0 45 " "Info: I/O bank number 3 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used -- 45 pins available" { } { } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use unused 0 48 " "Info: I/O bank number 4 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used -- 48 pins available" { } { } 0} } { } 0} } { } 0}{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" { } { } 0}{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "0 " "Info: Fitter placement preparation operations ending: elapsed time = 0 seconds" { } { } 0}{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" { } { } 0}{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" { } { } 0}{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "11.346 ns memory register " "Info: Estimated most critical path is memory to register delay of 11.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wb_mem_man:mem_man\|ram128x8:i_reg_file\|altsyncram_Z1:altsyncram_component_Z\|altsyncram:U1\|altsyncram_hg91:auto_generated\|ram_block1a1~portb_address_reg0 1 MEM M4K_X17_Y13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y13; Fanout = 1; MEM Node = 'wb_mem_man:mem_man\|ram128x8:i_reg_file\|altsyncram_Z1:altsyncram_component_Z\|altsyncram:U1\|altsyncram_hg91:auto_generated\|ram_block1a1~portb_address_reg0'" { } { { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "" { wb_mem_man:mem_man|ram128x8:i_reg_file|altsyncram_Z1:altsyncram_component_Z|altsyncram:U1|altsyncram_hg91:auto_generated|ram_block1a1~portb_address_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_hg91.tdf" "" { Text "D:/LWRISC/QU2/db/altsyncram_hg91.tdf" 79 2 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.321 ns) 3.321 ns wb_mem_man:mem_man\|ram128x8:i_reg_file\|altsyncram_Z1:altsyncram_component_Z\|altsyncram:U1\|altsyncram_hg91:auto_generated\|q_b\[1\] 2 MEM M4K_X17_Y13 1 " "Info: 2: + IC(0.000 ns) + CELL(3.321 ns) = 3.321 ns; Loc. = M4K_X17_Y13; Fanout = 1; MEM Node = 'wb_mem_man:mem_man\|ram128x8:i_reg_file\|altsyncram_Z1:altsyncram_component_Z\|altsyncram:U1\|altsyncram_hg91:auto_generated\|q_b\[1\]'" { } { { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "3.321 ns" { wb_mem_man:mem_man|ram128x8:i_reg_file|altsyncram_Z1:altsyncram_component_Z|altsyncram:U1|altsyncram_hg91:auto_generated|ram_block1a1~portb_address_reg0 wb_mem_man:mem_man|ram128x8:i_reg_file|altsyncram_Z1:altsyncram_component_Z|altsyncram:U1|altsyncram_hg91:auto_generated|q_b[1] } "NODE_NAME" } "" } } { "db/altsyncram_hg91.tdf" "" { Text "D:/LWRISC/QU2/db/altsyncram_hg91.tdf" 47 2 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.340 ns) 4.541 ns wb_mem_man:mem_man\|dout_1 3 COMB LAB_X12_Y13 26 " "Info: 3: + IC(0.880 ns) + CELL(0.340 ns) = 4.541 ns; Loc. = LAB_X12_Y13; Fanout = 26; COMB Node = 'wb_mem_man:mem_man\|dout_1'" { } { { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "1.220 ns" { wb_mem_man:mem_man|ram128x8:i_reg_file|altsyncram_Z1:altsyncram_component_Z|altsyncram:U1|altsyncram_hg91:auto_generated|q_b[1] wb_mem_man:mem_man|dout_1 } "NODE_NAME" } "" } } { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 350 16 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.186 ns) + CELL(0.333 ns) 6.060 ns un74_w_alu_res_cout\[1\]~COUT1_1 4 COMB LAB_X14_Y11 2 " "Info: 4: + IC(1.186 ns) + CELL(0.333 ns) = 6.060 ns; Loc. = LAB_X14_Y11; Fanout = 2; COMB Node = 'un74_w_alu_res_cout\[1\]~COUT1_1'" { } { { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "1.519 ns" { wb_mem_man:mem_man|dout_1 un74_w_alu_res_cout[1]~COUT1_1 } "NODE_NAME" } "" } } { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2991 32 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 6.122 ns un74_w_alu_res_cout\[3\]~COUT1 5 COMB LAB_X14_Y11 2 " "Info: 5: + IC(0.000 ns) + CELL(0.062 ns) = 6.122 ns; Loc. = LAB_X14_Y11; Fanout = 2; COMB Node = 'un74_w_alu_res_cout\[3\]~COUT1'" { } { { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "0.062 ns" { un74_w_alu_res_cout[1]~COUT1_1 un74_w_alu_res_cout[3]~COUT1 } "NODE_NAME" } "" } } { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2991 32 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.468 ns) 6.590 ns un74_w_alu_res\[5\] 6 COMB LAB_X14_Y11 1 " "Info: 6: + IC(0.000 ns) + CELL(0.468 ns) = 6.590 ns; Loc. = LAB_X14_Y11; Fanout = 1; COMB Node = 'un74_w_alu_res\[5\]'" { } { { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "0.468 ns" { un74_w_alu_res_cout[3]~COUT1 un74_w_alu_res[5] } "NODE_NAME" } "" } } { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2979 27 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.088 ns) 7.100 ns w_alu_res_1_6_1_a\[5\] 7 COMB LAB_X14_Y11 1 " "Info: 7: + IC(0.422 ns) + CELL(0.088 ns) = 7.100 ns; Loc. = LAB_X14_Y11; Fanout = 1; COMB Node = 'w_alu_res_1_6_1_a\[5\]'" { } { { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "0.510 ns" { un74_w_alu_res[5] w_alu_res_1_6_1_a[5] } "NODE_NAME" } "" } } { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2981 30 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.088 ns) 7.610 ns w_alu_res_1_6_1\[5\] 8 COMB LAB_X14_Y11 6 " "Info: 8: + IC(0.422 ns) + CELL(0.088 ns) = 7.610 ns; Loc. = LAB_X14_Y11; Fanout = 6; COMB Node = 'w_alu_res_1_6_1\[5\]'" { } { { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "0.510 ns" { w_alu_res_1_6_1_a[5] w_alu_res_1_6_1[5] } "NODE_NAME" } "" } } { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2953 28 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.803 ns) + CELL(0.225 ns) 8.638 ns w_alu_res_1_6\[5\] 9 COMB LAB_X13_Y13 3 " "Info: 9: + IC(0.803 ns) + CELL(0.225 ns) = 8.638 ns; Loc. = LAB_X13_Y13; Fanout = 3; COMB Node = 'w_alu_res_1_6\[5\]'" { } { { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "1.028 ns" { w_alu_res_1_6_1[5] w_alu_res_1_6[5] } "NODE_NAME" } "" } } { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 2967 26 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.940 ns) + CELL(0.088 ns) 9.666 ns w_z_0_a2_a 10 COMB LAB_X12_Y11 1 " "Info: 10: + IC(0.940 ns) + CELL(0.088 ns) = 9.666 ns; Loc. = LAB_X12_Y11; Fanout = 1; COMB Node = 'w_z_0_a2_a'" { } { { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "1.028 ns" { w_alu_res_1_6[5] w_z_0_a2_a } "NODE_NAME" } "" } } { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 3025 18 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.170 ns) + CELL(0.340 ns) 10.176 ns w_z_0_a2 11 COMB LAB_X12_Y11 1 " "Info: 11: + IC(0.170 ns) + CELL(0.340 ns) = 10.176 ns; Loc. = LAB_X12_Y11; Fanout = 1; COMB Node = 'w_z_0_a2'" { } { { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "0.510 ns" { w_z_0_a2_a w_z_0_a2 } "NODE_NAME" } "" } } { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 3024 16 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.088 ns) 10.686 ns wb_mem_man:mem_man\|status_0_i_0_a\[2\] 12 COMB LAB_X12_Y11 1 " "Info:12: + IC(0.422 ns) + CELL(0.088 ns) = 10.686 ns; Loc. = LAB_X12_Y11; Fanout = 1; COMB Node = 'wb_mem_man:mem_man\|status_0_i_0_a\[2\]'" { } { { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "0.510 ns" { w_z_0_a2 wb_mem_man:mem_man|status_0_i_0_a[2] } "NODE_NAME" } "" } } { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 503 27 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.238 ns) 11.346 ns wb_mem_man:mem_man\|status\[2\] 13 REG LAB_X12_Y11 2 " "Info: 13: + IC(0.422 ns) + CELL(0.238 ns) = 11.346 ns; Loc. = LAB_X12_Y11; Fanout = 2; REG Node = 'wb_mem_man:mem_man\|status\[2\]'" { } { { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "0.660 ns" {wb_mem_man:mem_man|status_0_i_0_a[2] wb_mem_man:mem_man|status[2] } "NODE_NAME" } "" } } { "../SYN/rev_1/ClaiRISC_core.vqm" "" { Text "D:/LWRISC/SYN/rev_1/ClaiRISC_core.vqm" 500 19 0 } } } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.679 ns 50.05 % " "Info: Total cell delay = 5.679 ns ( 50.05 % )" { } { } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.667 ns 49.95 % " "Info: Total interconnect delay = 5.667 ns ( 49.95 % )" { } { } 0} } { { "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" "" { Report "D:/LWRISC/QU2/db/ClaiRISC_core_cmp.qrpt" Compiler "ClaiRISC_core" "UNKNOWN" "V1" "D:/LWRISC/QU2/db/ClaiRISC.quartus_db" { Floorplan "D:/LWRISC/QU2/" "" "11.346 ns" { wb_mem_man:mem_man|ram128x8:i_reg_file|altsyncram_Z1:altsyncram_component_Z|altsyncram:U1|altsyncram_hg91:auto_generated|ram_block1a1~portb_address_reg0 wb_mem_man:mem_man|ram128x8:i_reg_file|altsyncram_Z1:altsyncram_component_Z|altsyncram:U1|altsyncram_hg91:auto_generated|q_b[1] wb_mem_man:mem_man|dout_1 un74_w_alu_res_cout[1]~COUT1_1 un74_w_alu_res_cout[3]~COUT1un74_w_alu_res[5] w_alu_res_1_6_1_a[5] w_alu_res_1_6_1[5] w_alu_res_1_6[5] w_z_0_a2_a w_z_0_a2 wb_mem_man:mem_man|status_0_i_0_a[2] wb_mem_man:mem_man|status[2] } "NODE_NAME" } "" } } } 0}{ "Info" "IFITAPI_FITAPI_VPR_PLACER_ESTIMATED_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Estimated interconnect usage is 2% of the available device resources" { } { } 0}{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "3 " "Info: Fitter placement operations ending: elapsed time = 3 seconds" { } { } 0}{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" { } { } 0}{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "3 " "Info: Fitter routing operations ending: elapsed time = 3 seconds" { } { } 0}{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time." { } { } 0}{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" { } { } 0}{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" { } { } 0}{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" { } { } 0}{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" { } { } 0}{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 10 16:27:12 2008 " "Info: Processing ended: Mon Mar 10 16:27:12 2008" { } { } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Info: Elapsed time: 00:00:23" { } { } 0} } { } 0}