OpenCores
URL https://opencores.org/ocsvn/m1_core/m1_core/trunk

Subversion Repositories m1_core

[/] [m1_core/] [tags/] [first/] [run/] [synth/] [dc/] [m1_cpu.pvl] - Rev 54

Compare with Previous | Blame | View Log 

Ȁ
Џ
Ж
О
ȡ
Ч
Ю
а
г
ȵ
ж
и
п
































































dmem_sel_oGPRPCHILOSysConif_id_opcode
if_id_addrif_id_addrnextid_ex_opcode
id_ex_addrid_ex_addrnextid_ex_addrbranchid_ex_addrjumpid_ex_addrjrid_ex_alu_aid_ex_alu_bid_ex_alu_funcid_ex_alu_signedid_ex_branch
id_ex_jumpid_ex_jrid_ex_linked
id_ex_mult      id_ex_div
id_ex_loadid_ex_store
id_ex_sizeid_ex_store_value
id_ex_destregid_ex_desthiid_ex_destloid_ex_destsyscon
ex_mem_opcodeex_mem_addrex_mem_addrnextex_mem_addrbranchex_mem_addrjump
ex_mem_addrjr
ex_mem_aluout
ex_mem_branchex_mem_jump ex_mem_jr
ex_mem_linkedex_mem_mult
ex_mem_divex_mem_loadex_mem_storeex_mem_store_valueex_mem_store_selex_mem_destreg
ex_mem_desthi
ex_mem_destloex_mem_destsyscon
mem_wb_opcodemem_wb_addrmem_wb_addrnextmem_wb_valuemem_wb_destreg
mem_wb_desthi
mem_wb_destlomem_wb_destsysconPCnextif_id_opif_id_rsif_id_rtif_id_rdif_id_imm_signext0000000000000000if_id_imm_zeroextif_id_indexif_id_shamt
if_id_funcBadVAddrStatusCauseEPCPrIDcause_bdcause_cecause_ipcause_sw
cause_exccode     status_cu
status_bev      status_ts       status_pe       status_cm       status_pz
status_swc
status_iscstatus_intmask
status_kuo
status_ieo
status_kup
status_iep
status_kuc
status_iecprid_impprid_rev00010000010100011000011100100000100100101000101100110000110100111010000010000110001010001110010010010110011010100010100110101010101110111000000001000101001101100001100101101001101110011100000100000000011000010001if_id_reads_rs000010000011if_id_reads_rt010000if_id_reads_hi010010if_id_reads_loraw_detectedif_stallid_stallex_stall    mem_stallwb_stallalu_a_ialu_b_i
alu_func_ialu_signed_ialu_result_oalu_carry_omul_a_imul_b_imul_signed_i
mul_product_o     mul_req_i       mul_ack_o       mul_readymul_busydiv_a_idiv_b_idiv_signed_idiv_quotient_odiv_remainder_o  div_req_i       div_ack_o       div_readydiv_busyalualu_0
multipliermul_0dividerdiv_0-"================> Time %t <================"$time$display 0000000000000000000000000000000000100$"INFO: CPU(%m)-IF: Fetching stalled"p"INFO: CPU(%m)-IF: Bubble inserted due branch taken in EX/MEM instruction @ADDR=%X w/OPCODE=%X having ALUout=%X" 11111111111111111111111111111111Y"INFO: CPU(%m)-IF: Bubble inserted due to jump in ID/EX instruction @ADDR=%X w/OPCODE=%X"b"INFO: CPU(%m)-IF: Bubble inserted due to jump register in ID/EX instruction @ADDR=%X w/OPCODE=%X"K"INFO: CPU(%m)-IF: Fetched from Program Counter @ADDR=%h getting OPCODE=%X"$"INFO: CPU(%m)-ID: Decoding stalled"00F"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as BUBBLE"D"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as J %h"F"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as JAL %h"P"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as BEQ r%d, r%d, %h"01010P"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as BNE r%d, r%d, %h"01011L"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as BLEZ r%d, %h"01101L"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as BGTZ r%d, %h"01110Q"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as ADDI r%d, r%d, %h"R"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as ADDIU r%d, r%d, %h"Q"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as SLTI r%d, r%d, %h"01100R"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as SLTIU r%d, r%d, %h"Q"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as ANDI r%d, r%d, %h"00110P"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as ORI r%d, r%d, %h"00111Q"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as XORI r%d, r%d, %h"01000001111K"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as LUI r%d, %h"D"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as COP0"D"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as COP1"D"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as COP2"D"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as COP3"O"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as LB r%d, %d(r%d)"000O"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as LH r%d, %d(r%d)"001P"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as LWL r%d, %d(r%d)"100O"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as LW r%d, %d(r%d)"011P"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as LBU r%d, %d(r%d)"P"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as LHU r%d, %d(r%d)"P"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as LWR r%d, %d(r%d)"101O"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as SB r%d, %d(r%d)"O"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as SH r%d, %d(r%d)"P"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as SWL r%d, %d(r%d)"O"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as SW r%d, %d(r%d)"P"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as SWR r%d, %d(r%d)"110001D"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as LWC1"110010D"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as LWC2"110011D"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as LWC3"111001D"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as SWC1"111010D"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as SWC2"111011D"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as SWC3"C"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as NOP"P"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as SLL r%d, r%d, %h"P"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as SRL r%d, r%d, %h"00010P"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as SRA r%d, r%d, %h"00011R"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as SLLV r%d, r%d, r%d"R"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as SRLV r%d, r%d, r%d"R"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as SRAV r%d, r%d, r%d"F"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as JR r%d"O"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as JALR [r%d,] r%d"G"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as SYSCALL"E"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as BREAK"H"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as MFHI r%d"H"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as MTHI r%d"H"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as MFLO r%d"H"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as MTLO r%d"M"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as MULT r%d, r%d"N"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as MULTU r%d, r%d"L"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as DIV r%d, r%d"M"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as DIVU r%d, r%d"Q"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as ADD r%d, r%d, r%d"R"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as ADDU r%d, r%d, r%d"Q"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as SUB r%d, r%d, r%d"00101R"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as SUBU r%d, r%d, r%d"Q"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as AND r%d, r%d, r%d"P"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as OR r%d, r%d, r%d"Q"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as XOR r%d, r%d, r%d"Q"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as NOR r%d, r%d, r%d"01001Q"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as SLT r%d, r%d, r%d"R"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as SLTU r%d, r%d, r%d"L"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as BLTZ r%d, %h"L"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as BGEZ r%d, %h"01111N"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as BLTZAL r%d, %h"N"INFO: CPU(%m)-ID: Decoded instruction @ADDR=%X w/OPCODE=%X as BGEZAL r%d, %h"%"INFO: CPU(%m)-EX: Execution stalled"`"INFO: CPU(%m)-EX: Execution of Store instruction @ADDR=%X w/OPCODE=%X started to STORE_ADDR=%X"111100111100000000000000000000000000000101000000000010100100111000T"INFO: CPU(%m)-EX: Execution of instruction @ADDR=%X w/OPCODE=%X gave ALU result %X"#"INFO: CPU(%m)-MEM: Memory stalled"%"INFO: CPU(%m)-MEM: LOADing value %X")"INFO: CPU(%m)-MEM: Propagating value %X"&"INFO: CPU(%m)-WB: Write-Back stalled"+"INFO: CPU(%m)-WB: Writing Back GPR[%d]=%X"&"INFO: CPU(%m)-WB: Writing Back HI=%X"&"INFO: CPU(%m)-WB: Writing Back LO=%X"."INFO: CPU(%m)-WB: Writing Back SysCon[%d]=%X"0"INFO: CPU(%m)-WB: Write-Back has nothing to do"M"INFO: CPU(%m)-Regs: R00=%X R01=%X R02=%X R03=%X R04=%X R05=%X R06=%X R07=%X"M"INFO: CPU(%m)-Regs: R08=%X R09=%X R10=%X R11=%X R12=%X R13=%X R14=%X R15=%X"M"INFO: CPU(%m)-Regs: R16=%X R17=%X R18=%X R19=%X R20=%X R21=%X R22=%X R23=%X"M"INFO: CPU(%m)-Regs: R24=%X R25=%X R26=%X R27=%X R28=%X R29=%X R30=%X R31=%X"A"INFO: CPU(%m)-Regs: PC=%X HI=%X LO=%X Status=%X Cause=%X EPC=%X"typglltypgps type table  /  /  !/  #/  %/  '/  )/  +/ -*/  //  1/  3/ 52/  7/  9/  ;/  =/  ?/  A/  C/  E/  G/  I/  K/  M/  O/  Q/ @S?/?  U/  W/  Y/  [/  ]/  _/ @a?/?  c/  e/  g/  i/  k//  /  /  /  /  !/  #/  %/  '/  )/  +/  -/  //  1/  3/  5/  7/  9/  ;/  =/  ?/  A/  C/  E/ @G?/?  I/  K/  M/  O/ XQ
*/*79R79T  W/  Y/  [/  ]/ X_
*/* a
!/! pc
V/V  i/ k
_/_  m/ Ho
H/H q
!/!  s/  u/  w/  y/  {
C/C  }/ 
M/M  /  /       / p
M/M  
/  /  / p
M/M  /  /  / h
L/L  /  /  !/ h#
L/L  %/  '/  )/ p+
M/M  -/  //  1/ h3
L/L  5/  7/  9/ p;
M/M  =/  ?/  A/ C
A/A  E/ G
A/A  I/ K
A/A  M/ O
A/A  Q/ S
A/A  U/ W
A/A  Y/  [/  ]/ _
@/@ pa
M/M  c/  e/ pg
M/M  i/  k/ pm
O/O  /  /  / P
I/I       /  / P

I/I  /  / `
K/K  /  / `
K/K  / 
]/]  !/  #/  %/  '/  )/  +/  -/  //  1/  3/  5/  7/  9/  ;/  =/  ?/  A/  C/  E/  G/  I/Q/Q O
 /  Q
"/"  S/ 8U
&/&  W
#/# HY
(/(  [
#/#  ]
#/# `_
+/+ pa
-/- Xc
J/J Xe
J/J Xg
J/J Xi
>/>

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.