OpenCores
URL https://opencores.org/ocsvn/m1_core/m1_core/trunk

Subversion Repositories m1_core

[/] [m1_core/] [tags/] [first/] [tests/] [mem.dump] - Rev 54

Compare with Previous | Blame | View Log


mem.bin:     file format elf32-tradlittlemips

Disassembly of section .text:

00000000 <main-0x10>:
   0:   23bd0400        addi    sp,sp,1024
   4:   3c1fdead        lui     ra,0xdead
   8:   37ffbeef        ori     ra,ra,0xbeef
   c:   00000000        nop

00000010 <main>:
  10:   27bdffe8        addiu   sp,sp,-24
  14:   afbe0010        sw      s8,16(sp)
  18:   03a0f021        move    s8,sp
  1c:   3c02c1a0        lui     v0,0xc1a0
  20:   3442c1a0        ori     v0,v0,0xc1a0
  24:   afc2000c        sw      v0,12(s8)
  28:   3c02faba        lui     v0,0xfaba
  2c:   34421210        ori     v0,v0,0x1210
  30:   afc20008        sw      v0,8(s8)
  34:   8fc3000c        lw      v1,12(s8)
  38:   8fc20008        lw      v0,8(s8)
  3c:   00000000        nop
  40:   ac620000        sw      v0,0(v1)
  44:   00001021        move    v0,zero
  48:   03c0e821        move    sp,s8
  4c:   8fbe0010        lw      s8,16(sp)
  50:   27bd0018        addiu   sp,sp,24
  54:   03e00008        jr      ra
  58:   00000000        nop
  5c:   00000000        nop

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.