URL https://opencores.org/ocsvn/m1_core/m1_core/trunk

Subversion Repositories m1_core

[/] [m1_core/] [trunk/] [doc/] [TODO.txt] - Rev 52

Go to most recent revision | Compare with Previous | Blame | View Log

Simply RISC M1 Core ("Mistral") TODO List
=========================================

Implementation
--------------
At the moment the CPU has no exception nor external interrupt handling.


Functional Verification
-----------------------
Several simulations have been performed by Fabio Motta, Simone Lunardo and Paolo Piscopo.


Open issues
-----------
While Jump are working (J JAL JR JALR) including the delay slot,
equality branches (BEQ BNE) execute 2 delay slots rather than just 1
and disequality branches (BLEZ BGTZ BLTZ BGEZ) do not work yet.

Go to most recent revision | Compare with Previous | Blame | View Log

Browse

Tools

Subversion Repositories m1_core

[/] [m1_core/] [trunk/] [doc/] [TODO.txt] - Rev 52