URL
https://opencores.org/ocsvn/mesi_isc/mesi_isc/trunk
Subversion Repositories mesi_isc
[/] [mesi_isc/] [trunk/] [src/] [rtl/] [mesi_isc_define.v] - Rev 8
Go to most recent revision | Compare with Previous | Blame | View Log
////////////////////////////////////////////////////////////////////// //// //// //// Copyright (C) 2009 Authors and OPENCORES.ORG //// //// //// //// This source file may be used and distributed without //// //// restriction provided that this copyright statement is not //// //// removed from the file and that any derivative work contains //// //// the original copyright notice and the associated disclaimer. //// //// //// //// This source file is free software; you can redistribute it //// //// and/or modify it under the terms of the GNU Lesser General //// //// Public License as published by the Free Software Foundation; //// //// either version 2.1 of the License, or (at your option) any //// //// later version. //// //// //// //// This source is distributed in the hope that it will be //// //// useful, but WITHOUT ANY WARRANTY; without even the implied //// //// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //// //// PURPOSE. See the GNU Lesser General Public License for more //// //// details. //// //// //// //// You should have received a copy of the GNU Lesser General //// //// Public License along with this source; if not, download it //// //// from http://www.opencores.org/lgpl.shtml //// //// //// ////////////////////////////////////////////////////////////////////// ////////////////////////////////////////////////////////////////////// //// //// //// MESI_ISC Project //// //// //// //// Author(s): //// //// - Yair Amitay yair.amitay@yahoo.com //// //// www.linkedin.com/in/yairamitay //// //// //// //// Description //// //// mesi_isc_define //// //// ------------------- //// //// Contains the timescale and the define declaration of the //// //// block //// ////////////////////////////////////////////////////////////////////// `timescale 1ns / 1ps // Main Bus commands `define MESI_ISC_MBUS_CMD_NOP 3'd0 `define MESI_ISC_MBUS_CMD_WR 3'd1 `define MESI_ISC_MBUS_CMD_RD 3'd2 `define MESI_ISC_MBUS_CMD_WR_BROAD 3'd3 `define MESI_ISC_MBUS_CMD_RD_BROAD 3'd4 // Coherence Bus commands `define MESI_ISC_CBUS_CMD_NOP 3'd0 `define MESI_ISC_CBUS_CMD_WR_SNOOP 3'd1 `define MESI_ISC_CBUS_CMD_RD_SNOOP 3'd2 `define MESI_ISC_CBUS_CMD_EN_WR 3'd3 `define MESI_ISC_CBUS_CMD_EN_RD 3'd4 // BREQ_TYPE `define MESI_ISC_BREQ_TYPE_NOP 2'd0 `define MESI_ISC_BREQ_TYPE_WR 2'd1 `define MESI_ISC_BREQ_TYPE_RD 2'd2
Go to most recent revision | Compare with Previous | Blame | View Log