OpenCores
URL https://opencores.org/ocsvn/miniuart2/miniuart2/trunk

Subversion Repositories miniuart2

[/] [miniuart2/] [trunk/] [sim/] [Foundation sim/] [TESTRx.CMD] - Rev 26

Compare with Previous | Blame | View Log

| Script file for testing the receiver
| for multi frames
 
| Initial settings
delete_waveforms
restart 
stepsize 50nS
 
| Watched Signals and Vectors
watch WB_CLK_I | Wishbone clock
watch WB_RST_I
watch WB_WE_I
watch WB_STB_I
watch WB_ACK_O
vector ADR WB_ADR_I[1:0]
vector DI WB_DAT_I[7:0]
vector DO WB_DAT_O[7:0]
watch RxD_PAD_I | RS232 Rx Line
watch IntRx_O   | Emit Buffer is empty
watch BR_Clk_I
watch EnabRx

| Stimulators Assignment
| 1/Read SReg
| 2/Read Byte Rx
| 3/Read SReg
| 4/Read Byte Rx
clock WB_CLK_I  1 0     | BR_CLK_I=10MHz
wfm WB_RST_I    @1nS=L 100nS=H 100nS=L
wfm WB_STB_I    @1nS=L +
                @190.001uS=H 100nS=L +
                                @200.001uS=H 100nS=L +
                    @210.001uS=H 100nS=L +
                                @355.501uS=H 100nS=L
wfm WB_WE_I             @1nS=L +
                    @190.001uS=L +
                @200.001uS=L +
                    @210.001uS=L +
                @355.501uS=L
wfm ADR                 @1nS=L +
                    @190.001uS=1\H 100nS=Z +
                                @200.001uS=0\H 100nS=Z +
                        @210.001uS=1\H 100nS=Z +
                @355.501uS=0\H 100nS=Z

wfm BR_Clk_I  @0nS=L (1uS=H 1uS=L)*8000 | BR_Clk_I=500kHz
| BRDIVISOR=1. Baudrate=500000/1/4=125kHz (Bit period=8uS)
| Below is a generation of 50 same frames, coding 40h. 
wfm RxD_PAD_I    @0nS=H +
           102.7uS=H (8uS=L 8uS=L 8uS=L 8uS=L 8uS=L 8uS=L 8uS=L 8uS=H 8uS=L 8uS=H)*50 8uS=H

| Perform Simulation
sim 4000uS

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.