OpenCores

URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [branches/] [verilator/] [sim/] [run/] [generate_bench] - Rev 147

Go to most recent revision | Compare with Previous | Blame | View Log

#!/bin/sh
iverilog -c ../../prj/sim/minsoc_verilog.src -o minsoc_bench

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.