URL
https://opencores.org/ocsvn/minsoc/minsoc/trunk
Subversion Repositories minsoc
[/] [minsoc/] [branches/] [verilator/] [utils/] [setup/] [configure.sh] - Rev 167
Go to most recent revision | Compare with Previous | Blame | View Log
. ${SCRIPT_DIR}/beautify.sh #Configuring MinSoC cecho "\nConfiguring MinSoC" execcmd "cd ${DIR_TO_INSTALL}/minsoc/backend/std" execcmd "Configuring MinSoC as standard board (simulatable but not synthesizable)" "./configure" execcmd "cd ${DIR_TO_INSTALL}" #Configuring Advanced Debug System to work with MinSoC cecho "\nConfiguring Advanced Debug System to work with MinSoC" execcmd "cd ${DIR_TO_INSTALL}/minsoc/rtl/verilog/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog" execcmd "Turning off Advanced Debug System's JSP" "sed 's%\`define DBG_JSP_SUPPORTED%//\`define DBG_JSP_SUPPORTED%' adbg_defines.v > TMPFILE && mv TMPFILE adbg_defines.v" #Compiling and moving adv_jtag_bridge debug modules for simulation execcmd "cd ${DIR_TO_INSTALL}/minsoc/rtl/verilog/adv_debug_sys/Software/adv_jtag_bridge/sim_lib/icarus" execcmd "Compiling VPI interface to connect GDB with simulation" "make" execcmd "cp jp-io-vpi.vpi ${DIR_TO_INSTALL}/minsoc/bench/verilog/vpi" #Patching OpenRISC Release 1 with Advanced Debug System patch for Watchpoints execcmd "cd ${DIR_TO_INSTALL}/minsoc/rtl/verilog/or1200/rtl/verilog" cecho "Patching OpenRISC for watchpoint support" #patch -p0 < ${DIR_TO_INSTALL}/minsoc/rtl/verilog/adv_debug_sys/Patches/OR1200v1/or1200v1_hwbkpt.patch patch -p0 < ${SCRIPT_DIR}/or1200v1_hwbkpt.patch #Precompiling firmwares cecho "\nPrecompiling delivered firmwares"; execcmd "cd ${DIR_TO_INSTALL}/minsoc/sw/utils" execcmd "Make utils" "make" execcmd "cd ${DIR_TO_INSTALL}/minsoc/sw/support" execcmd "Make support tools" "make" execcmd "cd ${DIR_TO_INSTALL}/minsoc/sw/drivers" execcmd "Make drivers" "make" execcmd "cd ${DIR_TO_INSTALL}/minsoc/sw/uart" execcmd "Make UART" "make"
Go to most recent revision | Compare with Previous | Blame | View Log