URL
https://opencores.org/ocsvn/mips789/mips789/trunk
Subversion Repositories mips789
[/] [mips789/] [tags/] [arelease/] [rtl/] [verilog/] [altera/] [ram_module.v] - Rev 56
Go to most recent revision | Compare with Previous | Blame | View Log
module mem_array ( input clk, input [31:0] pc_i, output [31:0] ins_o, input [3:0] wren, input [31:0]din, input [31:0]wr_addr_i, input [31:0]rd_addr_i, output [31:0]dout ); wire [31:0] rd_addr,pc,wr_addr; wire [31:0]dout_w; assign dout = dout_w; assign rd_addr=rd_addr_i[31:2]; assign wr_addr=wr_addr_i[31:2]; assign pc= pc_i[31:2]; ram2048x8_3 ram3( .data_a(32'b0), .wren_a(1'b0), .address_a(pc), .data_b(din[31:24]), .address_b(wr_addr), .wren_b(wren[3]), .clock(clk), .q_a(ins_o[31:24]), .q_b(dout_w[31:24]) ); ram2048x8_2 ram2( .data_a(32'b0), .wren_a(1'b0), .address_a(pc), .data_b(din[23:16]), .address_b(wr_addr), .wren_b(wren[2]), .clock(clk), .q_a(ins_o[23:16]), .q_b(dout_w[23:16]) ); ram2048x8_1 ram1( .data_a(32'b0), .wren_a(1'b0), .address_a(pc), .data_b(din[15:8]), .address_b(wr_addr), .wren_b(wren[1]), .clock(clk), .q_a(ins_o[15:8]), .q_b(dout_w[15:8]) ); ram2048x8_0 ram0( .data_a(32'b0), .wren_a(1'b0), .address_a(pc), .data_b(din[7:0]), .address_b(wr_addr), .wren_b(wren[0]), .clock(clk), .q_a(ins_o[7:0]), .q_b(dout_w[7:0]) ); endmodule
Go to most recent revision | Compare with Previous | Blame | View Log