URL
https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk
Subversion Repositories mips_enhanced
[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [designs/] [leon3-gr-pci-xc5v/] [default.sdc] - Rev 2
Compare with Previous | Blame | View Log
# Synplicity, Inc. constraint file
# /home/jiri/ibm/vhdl/grlib/boards/gr-cpci-xc2v/default.sdc
# Written on Mon Feb 14 11:45:37 2005
# by Synplify Pro, Synplify Pro 8.0 Scope Editor
#
# Collections
#
#
# Clocks
#
define_clock -name {clk} -freq 65.000 -clockgroup default_clkgroup
define_clock -name {pci_clk} -freq 33.000 -clockgroup pci_clkgroup -route 6
define_clock -name {usb_clkout} -freq 60.000 -clockgroup usb_clkgroup
define_clock -name {leon3mp|etx_clk} -freq 25.000 -clockgroup etx_clkgroup
define_clock -name {leon3mp|erx_clk} -freq 125.000 -clockgroup erx_clkgroup
#define_clock -name {leon3mp|egtx_clk} -freq 125.000 -clockgroup phy_egtx_clkgroup -route 2.000
define_clock -name {leon3mp|eth_macclk} -freq 125.000 -clockgroup phy_egtx_clkgroup -route 2.000
define_clock -name {leon3mp|clkgen0.clkin} -freq 50.000 -route 2.0 -clockgroup ahb_clkgroup
#
# Clock to Clock
define_clock_delay -rise leon3mp|clkgen0.xc5l.v.clk0B_derived_clock -rise leon3mp|egtx_clk -false
define_clock_delay -rise leon3mp|egtx_clk -rise leon3mp|clkgen0.xc5l.v.clk0B_derived_clock -false
#
#
# Inputs/Outputs
#
define_output_delay -disable -default 14.00 -improve 0.00 -route 0.00 -ref {clk:r}
define_input_delay -disable -default 14.00 -improve 0.00 -route 0.00 -ref {clk:r}
define_output_delay -default 19.00 -improve 0.00 -route 3.00 -ref {pci_clk:r}
define_input_delay -default 23.00 -improve 0.00 -route 2.00 -ref {pci_clk:r}
define_input_delay {pci_rst} 0.00 -improve 0.00 -route 0.00 -ref {pci_clk:r}
define_input_delay -default 6.50 -improve 0.00 -route 1.00 -ref {usb_clkout:r}
define_output_delay -default 6.50 -improve 0.00 -route 1.00 -ref {usb_clkout:r}
define_output_delay {usb_resetn} 0.00 -improve 0.00 -route 0.00 -ref {usb_clkout:r}
define_input_delay -default 2.00 -improve 0.00 -route 1.00 -ref {eth_macclk:r}
define_output_delay -default 5.50 -improve 0.00 -route 1.00 -ref {eth_macclk:r}
#
# Registers
#
#
# Multicycle Path
#
#
# False Path
#
#
# Path Delay
#
#
# Attributes
#
define_global_attribute syn_useioff {1}
#
# I/O standards
#
#
# Compile Points
#
#
# Other Constraints
#