URL
https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk
Subversion Repositories mips_enhanced
[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [designs/] [leon3-gr-xc3s-1500/] [modelsim/] [opencores/] [ac97_fifo_ctrl/] [_primary.vhd] - Rev 2
Compare with Previous | Blame | View Log
library verilog; use verilog.vl_types.all; entity ac97_fifo_ctrl is port( clk : in vl_logic; valid : in vl_logic; ch_en : in vl_logic; srs : in vl_logic; full_empty : in vl_logic; req : in vl_logic; crdy : in vl_logic; en_out : out vl_logic; en_out_l : out vl_logic ); end ac97_fifo_ctrl;