URL
https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk
Subversion Repositories mips_enhanced
[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [designs/] [leon3-gr-xc3s-1500/] [modelsim/] [opencores/] [ac97_rst/] [_primary.vhd] - Rev 2
Compare with Previous | Blame | View Log
library verilog; use verilog.vl_types.all; entity ac97_rst is port( clk : in vl_logic; rst : in vl_logic; rst_force : in vl_logic; ps_ce : out vl_logic; \ac97_rst_\ : out vl_logic ); end ac97_rst;