OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [lib/] [gaisler/] [ddr/] [ddrsp.in] - Rev 2

Compare with Previous | Blame | View Log


  mainmenu_option next_comment
  comment 'DDR266 SDRAM controller             '
    bool 'Enable DDR266 SDRAM controller       ' CONFIG_DDRSP
    if [ "$CONFIG_DDRSP" = "y" ]; then
      bool 'Enable power-on initialization       ' CONFIG_DDRSP_INIT
      if [ "$CONFIG_DDRSP_INIT" = "y" ]; then
        int 'Memory frequency (MHz)  ' CONFIG_DDRSP_FREQ 100
        int 'Column address bits (9 - 12)  ' CONFIG_DDRSP_COL 9
        int 'Chip select bank size (Mbyte) ' CONFIG_DDRSP_MBYTE 16
      fi
     if [ "$CONFIG_SYN_VIRTEX2" = "y" -o "$CONFIG_SYN_VIRTEX4" = "y" \
        -o "$CONFIG_SYN_SPARTAN3" = "y" -o "$CONFIG_SYN_VIRTEX5" = "y" \
        -o "$CONFIG_SYN_SPARTAN3E" = "y" -o "$CONFIG_SYN_CYCLONEIII" = "y" ]; then
        int 'Read clock phase shift        ' CONFIG_DDRSP_RSKEW 0
      fi
    fi
  endmenu

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.