OpenCores

URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [lib/] [gaisler/] [memctrl/] [ssrctrl.in.help] - Rev 2

Compare with Previous | Blame | View Log

SDRAM controller enable
CONFIG_SSCTRL
  Say Y here to enabled a 32-bit synchronous SRAM (SSRAM) controller.
  The controller is designed for piplined ZBT SSRAM.

CONFIG_SSCTRL_PROM16
  Say Y here to enabled a 16-bit PROM support. The PROM should be
  connected to D[31:16] of the data bus.

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.