URL
https://opencores.org/ocsvn/mmu180/mmu180/trunk
Subversion Repositories mmu180
[/] [mmu180/] [trunk/] [do-iverilog-build.sh] - Rev 2
Compare with Previous | Blame | View Log
#!/bin/sh # # Verify the mmu180 design from Bourne Shell, using Icarus Verilog. # # Simplified (2-clause) BSD License # Copyright (c) 2012, Douglas Beattie Jr. of RDEC # All rights reserved. # # Redistribution and use in source and binary forms, with or without # modification, are permitted provided that the following conditions # are met: # # 1. Redistributions of source code must retain the above copyright notice, # this list of conditions and the following disclaimer. # # 2. Redistributions in binary form must reproduce the above copyright notice, # this list of conditions and the following disclaimer in the documentation # and/or other materials provided with the distribution. # # THIS SOFTWARE IS PROVIDED BY DOUGLAS BEATTIE JR. "AS IS" AND ANY EXPRESS # OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED # WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE # ARE DISCLAIMED. IN NO EVENT SHALL DOUGLAS BEATTIE JR. BE LIABLE # FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR # CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF # SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS # INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN # CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) # ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF # THE POSSIBILITY OF SUCH DAMAGE. # iverilog -Wall -I ./vsourc/ -o mytest \ ./vsourc/mmu180.v \ ./vsourc/ioport.v \ ./vsourc/mmu180_Testbench.v echo "Use 'vvp mytest' to execute the testbench simulation."