URL
https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk
Subversion Repositories mod_sim_exp
[/] [mod_sim_exp/] [tags/] [Release_1.4/] [syn/] [xilinx/] [log/] [fifo/] [generic_fifo_syn.html] - Rev 93
Compare with Previous | Blame | View Log
<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN"> <HTML><HEAD><TITLE>Synthesis Report</TITLE> <META content="text/html; charset=windows-1252" http-equiv=Content-Type> <META name=GENERATOR content="MSHTML 9.00.8112.16457"></HEAD> <BODY><PRE><FONT&NBSP;FACE="COURIER&NBSP;NEW",&NBSP;MONOTYPE><P&NBSP;ALIGN=LEFT><B>Synthesis Report</B><P></P><B><CENTER>wo 6. mrt 15:22:27 2013</CENTER></B><BR><HR><BR>Release 12.4 - xst M.81d (nt)<BR>Copyright (c) 1995-2010 Xilinx, Inc. All rights reserved.<BR>--> Parameter TMPDIR set to xst/projnav.tmp<BR><BR><BR>Total REAL time to Xst completion: 0.00 secs<BR>Total CPU time to Xst completion: 0.10 secs<BR> <BR>--> Parameter xsthdpdir set to xst<BR><BR><BR>Total REAL time to Xst completion: 0.00 secs<BR>Total CPU time to Xst completion: 0.10 secs<BR> <BR>--> Reading design: fifo_generic.prj<BR><BR>TABLE OF CONTENTS<BR> 1) Synthesis Options Summary<BR> 2) HDL Parsing<BR> 3) HDL Elaboration<BR> 4) HDL Synthesis<BR> 4.1) HDL Synthesis Report<BR> 5) Advanced HDL Synthesis<BR> 5.1) Advanced HDL Synthesis Report<BR> 6) Low Level Synthesis<BR> 7) Partition Report<BR> 8) Design Summary<BR> 8.1) Primitive and Black Box Usage<BR> 8.2) Device utilization summary<BR> 8.3) Partition Resource Summary<BR> 8.4) Timing Report<BR> 8.4.1) Clock Information<BR> 8.4.2) Asynchronous Control Signals Information<BR> 8.4.3) Timing Summary<BR> 8.4.4) Timing Details<BR> 8.4.5) Cross Clock Domains Report<BR><BR><BR>=========================================================================<BR>* Synthesis Options Summary *<BR>=========================================================================<BR>---- Source Parameters<BR>Input File Name : "fifo_generic.prj"<BR>Input Format : mixed<BR>Ignore Synthesis Constraint File : NO<BR><BR>---- Target Parameters<BR>Output File Name : "fifo_generic"<BR>Output Format : NGC<BR>Target Device : xc6vlx240t-1-ff1156<BR><BR>---- Source Options<BR>Top Module Name : fifo_generic<BR>Automatic FSM Extraction : YES<BR>FSM Encoding Algorithm : Auto<BR>Safe Implementation : No<BR>FSM Style : LUT<BR>RAM Extraction : Yes<BR>RAM Style : Auto<BR>ROM Extraction : Yes<BR>Shift Register Extraction : YES<BR>ROM Style : Auto<BR>Resource Sharing : YES<BR>Asynchronous To Synchronous : NO<BR>Shift Register Minimum Size : 2<BR>Use DSP Block : Auto<BR>Automatic Register Balancing : No<BR><BR>---- Target Options<BR>LUT Combining : Auto<BR>Reduce Control Sets : Auto<BR>Add IO Buffers : NO<BR>Global Maximum Fanout : 100000<BR>Add Generic Clock Buffer(BUFG) : 32<BR>Register Duplication : YES<BR>Optimize Instantiated Primitives : NO<BR>Use Clock Enable : Yes<BR>Use Synchronous Set : Yes<BR>Use Synchronous Reset : Yes<BR>Pack IO Registers into IOBs : Auto<BR>Equivalent register Removal : YES<BR><BR>---- General Options<BR>Optimization Goal : Area<BR>Optimization Effort : 2<BR>Power Reduction : NO<BR>Keep Hierarchy : No<BR>Netlist Hierarchy : As_Optimized<BR>RTL Output : Yes<BR>Global Optimization : AllClockNets<BR>Read Cores : YES<BR>Write Timing Constraints : NO<BR>Cross Clock Analysis : NO<BR>Hierarchy Separator : /<BR>Bus Delimiter : <><BR>Case Specifier : Maintain<BR>Slice Utilization Ratio : 100<BR>BRAM Utilization Ratio : 100<BR>DSP48 Utilization Ratio : 100<BR>Auto BRAM Packing : NO<BR>Slice Utilization Ratio Delta : 5<BR><BR>---- Other Options<BR>Cores Search Directories : {"ipcore_dir" }<BR><BR>=========================================================================<BR><BR><BR>=========================================================================<BR>* HDL Parsing *<BR>=========================================================================<BR>Parsing VHDL file "\Dropbox\ISE\RAMtest\../../SVN/mod_sim_exp/rtl/vhdl/core/std_functions.vhd" into library mod_sim_exp<BR>Parsing package <STD_FUNCTIONS>.<BR>Parsing package body <STD_FUNCTIONS>.<BR>Parsing VHDL file "\Dropbox\ISE\RAMtest\../../SVN/mod_sim_exp/rtl/vhdl/ram/dpram_generic.vhd" into library mod_sim_exp<BR>Parsing entity <DPRAM_GENERIC>.<BR>Parsing architecture <BEHAVORIAL> of entity <DPRAM_GENERIC>.<BR>Parsing VHDL file "\Dropbox\ISE\RAMtest\../../SVN/mod_sim_exp/rtl/vhdl/core/mod_sim_exp_pkg.vhd" into library mod_sim_exp<BR>Parsing package <MOD_SIM_EXP_PKG>.<BR>Parsing VHDL file "\Dropbox\ISE\RAMtest\../../SVN/mod_sim_exp/rtl/vhdl/core/fifo_generic.vhd" into library work<BR>Parsing entity <FIFO_GENERIC>.<BR>Parsing architecture <ARCH> of entity <FIFO_GENERIC>.<BR><BR>=========================================================================<BR>* HDL Elaboration *<BR>=========================================================================<BR><BR>Elaborating entity <FIFO_GENERIC> (architecture <ARCH>) with generics from library <WORK>.<BR><BR>Elaborating entity <DPRAM_GENERIC> (architecture <BEHAVORIAL>) with generics from library <MOD_SIM_EXP>.<BR><BR>=========================================================================<BR>* HDL Synthesis *<BR>=========================================================================<BR><BR>Synthesizing Unit <FIFO_GENERIC>.<BR> Related source file is "/dropbox/svn/mod_sim_exp/rtl/vhdl/core/fifo_generic.vhd".<BR> depth = 32<BR> Found 6-bit register for signal <RD_ADDR>.<BR> Found 1-bit register for signal <PUSH_I_D>.<BR> Found 1-bit register for signal <NOPOP>.<BR> Found 1-bit register for signal <NOPUSH>.<BR> Found 6-bit register for signal <WR_ADDR>.<BR> Found 6-bit adder for signal <WR_ADDR[5]_GND_7_O_ADD_0_OUT> created at line 96.<BR> Found 6-bit adder for signal <RD_ADDR[5]_GND_7_O_ADD_10_OUT> created at line 121.<BR> Found 6-bit comparator equal for signal <WR_ADDR[5]_RD_ADDR[5]_EQUAL_2_O> created at line 96<BR> Found 6-bit comparator equal for signal <EMPTY> created at line 100<BR> Summary:<BR> inferred 2 Adder/Subtractor(s).<BR> inferred 15 D-type flip-flop(s).<BR> inferred 2 Comparator(s).<BR>Unit <FIFO_GENERIC> synthesized.<BR><BR>Synthesizing Unit <DPRAM_GENERIC>.<BR> Related source file is "/dropbox/svn/mod_sim_exp/rtl/vhdl/ram/dpram_generic.vhd".<BR> depth = 33<BR> Set property "ram_style = block" for signal <RAM>.<BR>WARNING:Xst:3035 - Index value(s) does not match array range for signal <RAM>, simulation mismatch.<BR> Found 33x32-bit dual-port RAM <MRAM_RAM> for signal <RAM>.<BR> Found 32-bit register for signal <DOUT>.<BR> Summary:<BR> inferred 1 RAM(s).<BR> inferred 32 D-type flip-flop(s).<BR>Unit <DPRAM_GENERIC> synthesized.<BR><BR>=========================================================================<BR>HDL Synthesis Report<BR><BR>Macro Statistics<BR># RAMs : 1<BR> 33x32-bit dual-port RAM : 1<BR># Adders/Subtractors : 2<BR> 6-bit adder : 2<BR># Registers : 6<BR> 1-bit register : 3<BR> 32-bit register : 1<BR> 6-bit register : 2<BR># Comparators : 2<BR> 6-bit comparator equal : 2<BR><BR>=========================================================================<BR><BR>=========================================================================<BR>* Advanced HDL Synthesis *<BR>=========================================================================<BR><BR><BR>Synthesizing (advanced) Unit <DPRAM_GENERIC>.<BR>INFO:Xst:3040 - The RAM <MRAM_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <DOUT><BR> -----------------------------------------------------------------------<BR> | ram_type | Block | |<BR> -----------------------------------------------------------------------<BR> | Port A |<BR> | aspect ratio | 33-word x 32-bit | |<BR> | mode | read-first | |<BR> | clkA | connected to signal <CLK> | rise |<BR> | weA | connected to signal <WE> | high |<BR> | addrA | connected to signal <WADDR> | |<BR> | diA | connected to signal <DIN> | |<BR> -----------------------------------------------------------------------<BR> | optimization | area | |<BR> -----------------------------------------------------------------------<BR> | Port B |<BR> | aspect ratio | 33-word x 32-bit | |<BR> | mode | write-first | |<BR> | clkB | connected to signal <CLK> | rise |<BR> | addrB | connected to signal <RADDR> | |<BR> | doB | connected to signal <DOUT> | |<BR> -----------------------------------------------------------------------<BR> | optimization | area | |<BR> -----------------------------------------------------------------------<BR>Unit <DPRAM_GENERIC> synthesized (advanced).<BR><BR>Synthesizing (advanced) Unit <FIFO_GENERIC>.<BR>The following registers are absorbed into counter <RD_ADDR>: 1 register on signal <RD_ADDR>.<BR>The following registers are absorbed into counter <WR_ADDR>: 1 register on signal <WR_ADDR>.<BR>Unit <FIFO_GENERIC> synthesized (advanced).<BR><BR>=========================================================================<BR>Advanced HDL Synthesis Report<BR><BR>Macro Statistics<BR># RAMs : 1<BR> 33x32-bit dual-port block RAM : 1<BR># Adders/Subtractors : 1<BR> 6-bit adder : 1<BR># Counters : 2<BR> 6-bit up counter : 2<BR># Registers : 3<BR> Flip-Flops : 3<BR># Comparators : 2<BR> 6-bit comparator equal : 2<BR><BR>=========================================================================<BR><BR>=========================================================================<BR>* Low Level Synthesis *<BR>=========================================================================<BR><BR>Optimizing unit <FIFO_GENERIC> ...<BR><BR>Mapping all equations...<BR>Building and optimizing final netlist ...<BR>Found area constraint ratio of 100 (+ 5) on block fifo_generic, actual ratio is 0.<BR><BR>Final Macro Processing ...<BR><BR>=========================================================================<BR>Final Register Report<BR><BR>Macro Statistics<BR># Registers : 15<BR> Flip-Flops : 15<BR><BR>=========================================================================<BR><BR>=========================================================================<BR>* Partition Report *<BR>=========================================================================<BR><BR>Partition Implementation Status<BR>-------------------------------<BR><BR> No Partitions were found in this design.<BR><BR>-------------------------------<BR><BR>=========================================================================<BR>* Design Summary *<BR>=========================================================================<BR><BR>Top Level Output File Name : fifo_generic.ngc<BR><BR>Primitive and Black Box Usage:<BR>------------------------------<BR># BELS : 34<BR># GND : 1<BR># INV : 3<BR># LUT2 : 5<BR># LUT3 : 4<BR># LUT4 : 5<BR># LUT5 : 7<BR># LUT6 : 8<BR># VCC : 1<BR># FlipFlops/Latches : 15<BR># FD : 2<BR># FDR : 3<BR># FDRE : 10<BR># RAMS : 1<BR># RAMB18E1 : 1<BR><BR>Device utilization summary:<BR>---------------------------<BR><BR>Selected Device : 6vlx240tff1156-1 <BR><BR><BR>Slice Logic Utilization: <BR> Number of Slice Registers: 15 out of 301440 0% <BR> Number of Slice LUTs: 32 out of 150720 0% <BR> Number used as Logic: 32 out of 150720 0% <BR><BR>Slice Logic Distribution: <BR> Number of LUT Flip Flop pairs used: 32<BR> Number with an unused Flip Flop: 17 out of 32 53% <BR> Number with an unused LUT: 0 out of 32 0% <BR> Number of fully used LUT-FF pairs: 15 out of 32 46% <BR> Number of unique control sets: 6<BR><BR>IO Utilization: <BR> Number of IOs: 72<BR> Number of bonded IOBs: 0 out of 600 0% <BR><BR>Specific Feature Utilization:<BR> Number of Block RAM/FIFO: 1 out of 416 0% <BR> Number using Block RAM only: 1<BR><BR>---------------------------<BR>Partition Resource Summary:<BR>---------------------------<BR><BR> No Partitions were found in this design.<BR><BR>---------------------------<BR><BR><BR>=========================================================================<BR>Timing Report<BR><BR>NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.<BR> FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT<BR> GENERATED AFTER PLACE-and-ROUTE.<BR><BR>Clock Information:<BR>------------------<BR>-----------------------------------+------------------------+-------+<BR>Clock Signal | Clock buffer(FF name) | Load |<BR>-----------------------------------+------------------------+-------+<BR>clk | NONE(nopush) | 16 |<BR>-----------------------------------+------------------------+-------+<BR>INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.<BR><BR>Asynchronous Control Signals Information:<BR>----------------------------------------<BR>No asynchronous control signals found in this design<BR><BR>Timing Summary:<BR>---------------<BR>Speed Grade: -1<BR><BR> Minimum period: 3.673ns (Maximum Frequency: 272.257MHz)<BR> Minimum input arrival time before clock: 1.304ns<BR> Maximum output required time after clock: 2.301ns<BR> Maximum combinational path delay: No path found<BR><BR>Timing Details:<BR>---------------<BR>All values displayed in nanoseconds (ns)<BR><BR>=========================================================================<BR>Timing constraint: Default period analysis for Clock 'clk'<BR> Clock period: 3.673ns (frequency: 272.257MHz)<BR> Total number of paths / destination ports: 834 / 53<BR>-------------------------------------------------------------------------<BR>Delay: 3.673ns (Levels of Logic = 4)<BR> Source: wr_addr_4 (FF)<BR> Destination: wr_addr_1 (FF)<BR> Source Clock: clk rising<BR> Destination Clock: clk rising<BR><BR> Data Path: wr_addr_4 to wr_addr_1<BR> Gate Net<BR> Cell:in->out fanout Delay Delay Logical Name (Net Name)<BR> ---------------------------------------- ------------<BR> FDRE:C->Q 5 0.375 0.802 wr_addr_4 (wr_addr_4)<BR> LUT5:I0->O 2 0.068 0.497 Result<4>11 (Result<4>1)<BR> LUT4:I2->O 2 0.068 0.423 full1 (full1)<BR> LUT6:I5->O 5 0.068 0.444 full4 (full)<BR> LUT4:I3->O 5 0.068 0.426 Mcount_wr_addr_val1 (Mcount_wr_addr_val)<BR> FDRE:R 0.434 wr_addr_0<BR> ----------------------------------------<BR> Total 3.673ns (1.081ns logic, 2.592ns route)<BR> (29.4% logic, 70.6% route)<BR><BR>=========================================================================<BR>Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'<BR> Total number of paths / destination ports: 75 / 59<BR>-------------------------------------------------------------------------<BR>Offset: 1.304ns (Levels of Logic = 1)<BR> Source: reset (PAD)<BR> Destination: rd_addr_1 (FF)<BR> Destination Clock: clk rising<BR><BR> Data Path: reset to rd_addr_1<BR> Gate Net<BR> Cell:in->out fanout Delay Delay Logical Name (Net Name)<BR> ---------------------------------------- ------------<BR> LUT5:I0->O 5 0.068 0.426 Mcount_rd_addr_val1 (Mcount_rd_addr_val)<BR> FDRE:R 0.434 rd_addr_0<BR> ----------------------------------------<BR> Total 1.304ns (0.878ns logic, 0.426ns route)<BR> (67.3% logic, 32.7% route)<BR><BR>=========================================================================<BR>Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'<BR> Total number of paths / destination ports: 85 / 36<BR>-------------------------------------------------------------------------<BR>Offset: 2.301ns (Levels of Logic = 3)<BR> Source: wr_addr_4 (FF)<BR> Destination: full (PAD)<BR> Source Clock: clk rising<BR><BR> Data Path: wr_addr_4 to full<BR> Gate Net<BR> Cell:in->out fanout Delay Delay Logical Name (Net Name)<BR> ---------------------------------------- ------------<BR> FDRE:C->Q 5 0.375 0.802 wr_addr_4 (wr_addr_4)<BR> LUT5:I0->O 2 0.068 0.497 Result<4>11 (Result<4>1)<BR> LUT4:I2->O 2 0.068 0.423 full1 (full1)<BR> LUT6:I5->O 5 0.068 0.000 full4 (full)<BR> ----------------------------------------<BR> Total 2.301ns (0.579ns logic, 1.722ns route)<BR> (25.2% logic, 74.8% route)<BR><BR>=========================================================================<BR><BR>Cross Clock Domains Report:<BR>--------------------------<BR><BR>Clock to Setup on destination clock clk<BR>---------------+---------+---------+---------+---------+<BR> | Src:Rise| Src:Fall| Src:Rise| Src:Fall|<BR>Source Clock |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|<BR>---------------+---------+---------+---------+---------+<BR>clk | 3.673| | | |<BR>---------------+---------+---------+---------+---------+<BR><BR>=========================================================================<BR><BR><BR>Total REAL time to Xst completion: 7.00 secs<BR>Total CPU time to Xst completion: 6.56 secs<BR> <BR>--> <BR><BR>Total memory usage is 234232 kilobytes<BR><BR>Number of errors : 0 ( 0 filtered)<BR>Number of warnings : 1 ( 0 filtered)<BR>Number of infos : 2 ( 0 filtered)<BR><BR></PRE></FONT></BODY></HTML>