URL
https://opencores.org/ocsvn/mpmc8/mpmc8/trunk
Subversion Repositories mpmc8
[/] [mpmc8/] [trunk/] [rtl/] [mpmc10/] [mpmc10_pkg.sv] - Rev 11
Compare with Previous | Blame | View Log
// ============================================================================
// __
// \\__/ o\ (C) 2022-2023 Robert Finch, Waterloo
// \ __ / All rights reserved.
// \/_// robfinch<remove>@finitron.ca
// ||
//
// BSD 3-Clause License
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// 1. Redistributions of source code must retain the above copyright notice, this
// list of conditions and the following disclaimer.
//
// 2. Redistributions in binary form must reproduce the above copyright notice,
// this list of conditions and the following disclaimer in the documentation
// and/or other materials provided with the distribution.
//
// 3. Neither the name of the copyright holder nor the names of its
// contributors may be used to endorse or promote products derived from
// this software without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
// SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
//
// ============================================================================
//
package mpmc10_pkg;
parameter CACHE_ASSOC = 4;
parameter RMW = 0;
parameter NAR = 2;
parameter AMSB = 28;
parameter CMD_READ = 3'b001;
parameter CMD_WRITE = 3'b000;
// State machine states
typedef enum logic [4:0] {
IDLE = 5'd0,
PRESET1 = 5'd1,
PRESET2 = 5'd2,
WRITE_DATA0 = 5'd3,
WRITE_DATA1 = 5'd4,
WRITE_DATA2 = 5'd5,
WRITE_DATA3 = 5'd6,
READ_DATA = 5'd7,
READ_DATA0 = 5'd8,
READ_DATA1 = 5'd9,
READ_DATA2 = 5'd10,
WAIT_NACK = 5'd11,
WRITE_TRAMP = 5'd12, // write trampoline
WRITE_TRAMP1 = 5'd13,
PRESET3 = 5'd14,
ALU = 5'd15,
ALU1 = 5'd16,
ALU2 = 5'd17,
ALU3 = 5'd18,
ALU4 = 5'd19,
CAS = 5'd20
} mpmc10_state_t;
typedef struct packed
{
logic [31:4] tag;
logic modified;
logic [127:0] data;
} mpmc10_cache_line_t;
typedef struct packed
{
mpmc10_cache_line_t [CACHE_ASSOC-1:0] lines;
} mpmc10_quad_cache_line_t;
endpackage