URL
https://opencores.org/ocsvn/myhdl_lfsr/myhdl_lfsr/trunk
Subversion Repositories myhdl_lfsr
[/] [myhdl_lfsr/] [trunk/] [sample_modules/] [VHDL/] [lfsr_257.vhd] - Rev 2
Compare with Previous | Blame | View Log
-- File: generated/lfsr_257.vhd -- Generated by MyHDL 0.9.0 -- Date: Thu Jan 11 17:29:05 2018 library IEEE; use IEEE.std_logic_1164.all; use IEEE.numeric_std.all; use std.textio.all; use work.pck_myhdl_090.all; entity lfsr_257 is port ( reset: in std_logic; clock: in std_logic; lfsr_out: out unsigned(256 downto 0) ); end entity lfsr_257; architecture MyHDL of lfsr_257 is signal reg_internal: unsigned(256 downto 0); begin LFSR_257_LFSR_LOGIC: process (clock, reset) is begin if (reset = '1') then reg_internal <= unsigned'"00111111011010001001010011100011010011110101110001111101010011101110011101110111010011001110110110100011111100010010110101100110010101000101111100011101110101110001101011110111001000110001110111010100110010011100011110010011001101010011010100011110010110000"; elsif rising_edge(clock) then if (reg_internal(0) = '1') then reg_internal <= (shift_right(reg_internal, 1) xor unsigned'("10000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000")); else reg_internal <= shift_right(reg_internal, 1); end if; end if; end process LFSR_257_LFSR_LOGIC; lfsr_out <= reg_internal; end architecture MyHDL;