URL
https://opencores.org/ocsvn/myhdl_lfsr/myhdl_lfsr/trunk
Subversion Repositories myhdl_lfsr
[/] [myhdl_lfsr/] [trunk/] [sample_modules/] [verilog/] [lfsr_17.v] - Rev 2
Compare with Previous | Blame | View Log
// File: generated/lfsr_17.v // Generated by MyHDL 0.9.0 // Date: Thu Jan 11 17:13:37 2018 `timescale 1ns/10ps module lfsr_17 ( reset, clock, out ); input reset; input clock; output [16:0] out; wire [16:0] out; reg [16:0] reg_internal; always @(posedge clock, posedge reset) begin: LFSR_17_LFSR_LOGIC if (reset == 1) begin reg_internal <= 11809; end else begin if ((reg_internal[0] == 1)) begin reg_internal <= ((reg_internal >>> 1) ^ 73728); end else begin reg_internal <= (reg_internal >>> 1); end end end assign out = reg_internal; endmodule