OpenCores
URL https://opencores.org/ocsvn/neorv32/neorv32/trunk

Subversion Repositories neorv32

[/] [neorv32/] [trunk/] [rtl/] [README.md] - Rev 37

Go to most recent revision | Compare with Previous | Blame | View Log

## VHDL Source File Folders

### [`core`](https://github.com/stnolting/neorv32/tree/master/rtl/core)

This folder contains the the core VHDL files for the NEORV32 CPU and the NEORV32 Processor. When creating a new synthesis/simulation project make
sure that all `*.vhd` files from this folder are added to a **new** design library called `neorv32`.

### [`fpga_specifc`](https://github.com/stnolting/neorv32/tree/master/rtl/fpga_specific)

This folder provides FPGA- or technology-specific *alternatives* for certain CPU and/or processor modules (for example optimized memory modules using
FPGA-specific primitves).

### [`top_templates`](https://github.com/stnolting/neorv32/tree/master/rtl/top_templates)

Alternative top entities for the CPU and/or the processor. Actually, these *alternative* top entities are wrappers, which instantiate the *real* top entity of
processor/CPU and provide a different interface.

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.