OpenCores
URL https://opencores.org/ocsvn/oms8051mini/oms8051mini/trunk

Subversion Repositories oms8051mini

[/] [oms8051mini/] [trunk/] [example/] [systemverilog/] [assertion/] [ovl/] [fifo/] [run_modelsim] - Rev 13

Compare with Previous | Blame | View Log

#!/bin/csh -f

if(! -e work) then
   vlib work
else
   \rm -rf work
   vlib work
endif

#####################################################################################
# CHANGE these line to the appropriate command for your simulator
#####################################################################################
set VERILOG     = "vlog -work work +acc-rn +notimingchecks +nospecify +incdir+/tools/questasim/10.2b/questa_sim/verilog_src/std_ovl "
set ELAB        = "vsim -do run.do -c fifo_tb +notimingchecks +nospecify "
echo " Compiling with questsim "


$VERILOG  syn_fifo_assert.v fifo_tb.v ram_dp_ar_aw.v
$ELAB -voptargs="+acc-npr" -l ../run.sim.log

 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.