URL
https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk
Subversion Repositories open8_urisc
[/] [open8_urisc/] [trunk/] [gnu/] [binutils/] [cpu/] [mep-h1.cpu] - Rev 161
Compare with Previous | Blame | View Log
; Copyright 2011 Free Software Foundation, Inc.;; Contributed by Red Hat Inc;;; This file is part of the GNU Binutils.;; This program is free software; you can redistribute it and/or modify; it under the terms of the GNU General Public License as published by; the Free Software Foundation; either version 3 of the License, or; (at your option) any later version.;; This program is distributed in the hope that it will be useful,; but WITHOUT ANY WARRANTY; without even the implied warranty of; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the; GNU General Public License for more details.;; You should have received a copy of the GNU General Public License; along with this program; if not, write to the Free Software; Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston,; MA 02110-1301, USA.; Insns introduced for the MeP-h1 core;(dnci stcb_r "store in control bus space" (VOLATILE (MACH h1))"stcb $rn,($rma)"(+ MAJ_7 rn rma (f-sub4 12))(c-call VOID "do_stcb" rn (and rma #xffff))((mep (unit u-use-gpr (in usereg rn))(unit u-use-gpr (in usereg rma))(unit u-exec)(unit u-stcb))))(dnci ldcb_r "load from control bus space" (VOLATILE (MACH h1) (LATENCY 3))"ldcb $rn,($rma)"(+ MAJ_7 rn rma (f-sub4 13))(set rn (c-call SI "do_ldcb" (and rma #xffff)))((mep (unit u-use-gpr (in usereg rma))(unit u-ldcb)(unit u-exec)(unit u-ldcb-gpr (out loadreg rn)))))(dnci pref "cache prefetch" ((MACH h1) VOLATILE)"pref $cimm4,($rma)"(+ MAJ_7 cimm4 rma (f-sub4 5))(sequence ()(c-call VOID "check_option_dcache" pc)(c-call VOID "do_cache_prefetch" cimm4 rma pc))((mep (unit u-use-gpr (in usereg rma))(unit u-exec))))
