OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [gnu/] [binutils/] [ld/] [testsuite/] [ld-arm/] [arm-app.d] - Rev 146

Go to most recent revision | Compare with Previous | Blame | View Log


tmpdir/arm-app:     file format elf32-(little|big)arm
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x.*

Disassembly of section .plt:

.* <.plt>:
 .*:    e52de004        push    {lr}            ; \(str lr, \[sp, #-4\]!\)
 .*:    e59fe004        ldr     lr, \[pc, #4\]  ; .* <_start-0x10>
 .*:    e08fe00e        add     lr, pc, lr
 .*:    e5bef008        ldr     pc, \[lr, #8\]!
 .*:    .*
 .*:    e28fc6.*        add     ip, pc, #.*
 .*:    e28cca.*        add     ip, ip, #.*     ; 0x.*
 .*:    e5bcf.*         ldr     pc, \[ip, #.*\]!.*
Disassembly of section .text:

.* <_start>:
 .*:    e1a0c00d        mov     ip, sp
 .*:    e92dd800        push    {fp, ip, lr, pc}
 .*:    eb000001        bl      .* <app_func>
 .*:    e89d6800        ldm     sp, {fp, sp, lr}
 .*:    e12fff1e        bx      lr

.* <app_func>:
 .*:    e1a0c00d        mov     ip, sp
 .*:    e92dd800        push    {fp, ip, lr, pc}
 .*:    ebfffff4        bl      .* <_start-0xc>
 .*:    e89d6800        ldm     sp, {fp, sp, lr}
 .*:    e12fff1e        bx      lr

.* <app_func2>:
 .*:    e12fff1e        bx      lr

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.