URL
https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk
Subversion Repositories open8_urisc
[/] [open8_urisc/] [trunk/] [gnu/] [binutils/] [ld/] [testsuite/] [ld-arm/] [mixed-lib.d] - Rev 33
Compare with Previous | Blame | View Log
tmpdir/mixed-lib.so: file format elf32-(little|big)armarchitecture: arm, flags 0x00000150:HAS_SYMS, DYNAMIC, D_PAGEDstart address 0x.*Disassembly of section .plt:.* <.plt>:.*: e52de004 push {lr} ; \(str lr, \[sp, #-4\]!\).*: e59fe004 ldr lr, \[pc, #4\] ; .* <lib_func1-0x.*>.*: e08fe00e add lr, pc, lr.*: e5bef008 ldr pc, \[lr, #8\]!.*: .*.*: e28fc6.* add ip, pc, #.*.*: e28cca.* add ip, ip, #.* ; 0x.*.*: e5bcf.* ldr pc, \[ip, #.*\]!.*Disassembly of section .text:.* <lib_func1>:.*: e1a0c00d mov ip, sp.*: e92dd800 push {fp, ip, lr, pc}.*: ebfffff. bl .* <lib_func1-0x..?>.*: e89d6800 ldm sp, {fp, sp, lr}.*: e12fff1e bx lr.*: e1a00000 nop ; \(mov r0, r0\).*: e1a00000 nop ; \(mov r0, r0\).*: e1a00000 nop ; \(mov r0, r0\).* <lib_func2>:.*: 4770 bx lr.*: 46c0 nop ; \(mov r8, r8\).*: 46c0 nop ; \(mov r8, r8\).*: 46c0 nop ; \(mov r8, r8\).*: 46c0 nop ; \(mov r8, r8\).*: 46c0 nop ; \(mov r8, r8\).*: 46c0 nop ; \(mov r8, r8\).*: 46c0 nop ; \(mov r8, r8\)