OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [gnu/] [binutils/] [ld/] [testsuite/] [ld-mips-elf/] [tls-multi-got-1-1.s] - Rev 97

Go to most recent revision | Compare with Previous | Blame | View Log

.macro	one_sym	count
.globl	sym_1_\count
sym_1_\count:
	la	$2, sym_1_\count
.endm
 
.irp	thou,0,1,2,3,4,5,6,7,8,9
.irp	hund,0,1,2,3,4,5,6,7,8,9
.irp	tens,0,1,2,3,4,5,6,7,8,9
.irp	ones,0,1,2,3,4,5,6,7,8,9
one_sym	\thou\hund\tens\ones
.endr
.endr
.endr
.endr
 
tls_bits_1:
	addiu	$4,$28,%tlsgd(tlsvar_gd)
	addiu	$4,$28,%tlsldm(tlsvar_ld)
	addiu	$4,$2,%gottprel(tlsvar_ie)
 
        .section                .tbss,"awT",@nobits
        .align  2
        .global tlsvar_gd
        .type   tlsvar_gd,@object
        .size   tlsvar_gd,4
tlsvar_gd:
        .space  4
        .global tlsvar_ie
        .type   tlsvar_ie,@object
        .size   tlsvar_ie,4
tlsvar_ie:
        .space  4
        .global tlsvar_ld
        .hidden tlsvar_ld
        .type   tlsvar_ld,@object
        .size   tlsvar_ld,4
tlsvar_ld:
        .word   1
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.