OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [gnu/] [binutils/] [ld/] [testsuite/] [ld-powerpc/] [aix-glink-1-32.dd] - Rev 95

Compare with Previous | Blame | View Log


.*


Disassembly of section \.text:

10000000 <\.f1>:
10000000:       4e 80 00 20     br

10000004 <\.f2>:
10000004:       48 00 00 05     bl      10000008 <\.f3>

10000008 <\.f3>:
10000008:       4e 80 00 20     br

1000000c <\.ext>:
1000000c:       81 82 00 00     l       r12,0\(r2\)
10000010:       90 41 00 14     st      r2,20\(r1\)
10000014:       80 0c 00 00     l       r0,0\(r12\)
10000018:       80 4c 00 04     l       r2,4\(r12\)
1000001c:       7c 09 03 a6     mtctr   r0
10000020:       4e 80 04 20     bctr
10000024:       00 00 00 00     \.long 0x0
10000028:       00 0c 80 00     \.long 0xc8000
1000002c:       00 00 00 00     \.long 0x0

Disassembly of section \.data:

20000000 <foo>:
20000000:       20 00 00 08     .*
20000004:       10 00 00 0c     .*

20000008 <f1>:
20000008:       10 00 00 00     .*
2000000c:       20 00 00 20     .*
20000010:       00 00 00 00     .*

20000014 <f2>:
20000014:       10 00 00 04     .*
20000018:       20 00 00 20     .*
2000001c:       00 00 00 00     .*

20000020 <TOC>:
        \.\.\.

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.