OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [gnu/] [binutils/] [ld/] [testsuite/] [ld-powerpc/] [aix-glink-1-64.dd] - Rev 285

Go to most recent revision | Compare with Previous | Blame | View Log


.*


Disassembly of section \.text:

0000000010000000 <\.f1>:
    10000000:   4e 80 00 20     blr

0000000010000004 <\.f2>:
    10000004:   48 00 00 05     bl      10000008 <\.f3>

0000000010000008 <\.f3>:
    10000008:   4e 80 00 20     blr

000000001000000c <\.ext>:
    1000000c:   e9 82 00 00     ld      r12,0\(r2\)
    10000010:   f8 41 00 28     std     r2,40\(r1\)
    10000014:   e8 0c 00 00     ld      r0,0\(r12\)
    10000018:   e8 4c 00 08     ld      r2,8\(r12\)
    1000001c:   7c 09 03 a6     mtctr   r0
    10000020:   4e 80 04 20     bctr
    10000024:   00 00 00 00     \.long 0x0
    10000028:   00 0c a0 00     \.long 0xca000
    1000002c:   00 00 00 00     \.long 0x0
    10000030:   00 00 00 18     \.long 0x18

Disassembly of section \.data:

0000000020000000 <foo>:
    20000000:   20 00 00 08     .*
    20000004:   10 00 00 0c     .*

0000000020000008 <f1>:
    20000008:   00 00 00 00     .*
    2000000c:   10 00 00 00     .*
    20000010:   00 00 00 00     .*
    20000014:   20 00 00 38     .*
        \.\.\.

0000000020000020 <f2>:
    20000020:   00 00 00 00     .*
    20000024:   10 00 00 04     .*
    20000028:   00 00 00 00     .*
    2000002c:   20 00 00 38     .*
        \.\.\.

0000000020000038 <TOC>:
        \.\.\.

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.