URL
https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk
Subversion Repositories open8_urisc
[/] [open8_urisc/] [trunk/] [gnu/] [binutils/] [ld/] [testsuite/] [ld-spu/] [pic.d] - Rev 157
Go to most recent revision | Compare with Previous | Blame | View Log
#source: pic.s#source: picdef.s#ld: --emit-relocs#objdump: -D -r.*elf32-spuDisassembly of section \.text:00000000 <before>:\.\.\.00000008 <_start>:8: 42 00 08 02 ila \$2,10 <_start\+0x8>8: SPU_ADDR18 \.text\+0x10c: 33 00 00 fe brsl \$126,10 <_start\+0x8>c: SPU_REL16 \.text\+0x1010: 08 1f 81 7e sf \$126,\$2,\$12614: 42 00 02 04 ila \$4,4 <before\+0x4>14: SPU_ADDR18 \.text\+0x418: 42 00 42 05 ila \$5,84 <end>18: SPU_ADDR18 \.text\+0x841c: 42 00 04 06 ila \$6,8 <_start>1c: SPU_ADDR18 _start20: 42 00 42 07 ila \$7,84 <end>20: SPU_ADDR18 \.text\+0x8424: 18 1f 82 04 a \$4,\$4,\$12624: SPU_ADD_PIC before\+0x428: 18 1f 82 85 a \$5,\$5,\$12628: SPU_ADD_PIC after\+0xfffffffc2c: 18 1f 83 06 a \$6,\$6,\$1262c: SPU_ADD_PIC _start30: 18 1f 83 87 a \$7,\$7,\$12630: SPU_ADD_PIC end34: 42 00 00 0e ila \$14,034: SPU_ADDR18 \.text38: 18 1f 87 0e a \$14,\$14,\$12638: SPU_ADD_PIC before3c: 42 00 00 03 ila \$3,03c: SPU_ADDR18 undef40: 1c 00 01 83 ai \$3,\$3,040: SPU_ADD_PIC undef44: 41 00 00 07 ilhu \$7,044: SPU_ADDR16_HI ext48: 60 ab 3c 07 iohl \$7,22136 # 567848: SPU_ADDR16_LO ext4c: 18 1f 83 84 a \$4,\$7,\$1264c: SPU_ADD_PIC ext50: 42 00 80 09 ila \$9,100 <loc>50: SPU_ADDR18 \.data54: 18 1f 84 85 a \$5,\$9,\$12654: SPU_ADD_PIC loc58: 42 00 88 08 ila \$8,110 <glob>58: SPU_ADDR18 glob5c: 18 1f 84 06 a \$6,\$8,\$1265c: SPU_ADD_PIC glob60: 42 00 90 09 ila \$9,120 <__bss_start>60: SPU_ADDR18 _end64: 18 1f 84 89 a \$9,\$9,\$12664: SPU_ADD_PIC _end68: 12 02 39 85 hbrr 7c <acall>,1234 <abscall> # 123468: SPU_REL16 abscall6c: 33 ff f2 82 lqr \$2,0 <before>6c: SPU_REL16 undef70: 23 ff f2 02 stqr \$2,0 <before>70: SPU_REL16 undef74: 33 8a c0 83 lqr \$3,5678 <ext> # 567874: SPU_REL16 ext78: 33 8a c2 04 lqr \$4,5688 <ext\+0x10> # 568878: SPU_REL16 ext\+0x100000007c <acall>:7c: 33 02 37 00 brsl \$0,1234 <abscall> # 12347c: SPU_REL16 abscall80: 32 02 36 80 br 1234 <abscall> # 123480: SPU_REL16 abscall00000084 <end>:84: 00 00 00 00 stop00000088 <after>:88: 00 00 00 00 stopDisassembly of section \.data:00000100 <loc>:100: 00 00 00 01 stop\.\.\.00000110 <glob>:110: 00 00 00 02 stop\.\.\.Disassembly of section \.note\.spu_name:00000000 <\.note\.spu_name>:.*.*.*.*.*.*.*#pass
Go to most recent revision | Compare with Previous | Blame | View Log
