URL
https://opencores.org/ocsvn/openmsp430/openmsp430/trunk
Subversion Repositories openmsp430
[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [sing-op_swpb.s43] - Rev 34
Go to most recent revision | Compare with Previous | Blame | View Log
/*===========================================================================*//* Copyright (C) 2001 Authors *//* *//* This source file may be used and distributed without restriction provided *//* that this copyright statement is not removed from the file and that any *//* derivative work contains the original copyright notice and the associated *//* disclaimer. *//* *//* This source file is free software; you can redistribute it and/or modify *//* it under the terms of the GNU Lesser General Public License as published *//* by the Free Software Foundation; either version 2.1 of the License, or *//* (at your option) any later version. *//* *//* This source is distributed in the hope that it will be useful, but WITHOUT*//* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or *//* FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public *//* License for more details. *//* *//* You should have received a copy of the GNU Lesser General Public License *//* along with this source; if not, write to the Free Software Foundation, *//* Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA *//* *//*===========================================================================*//* SINGLE-OPERAND ARITHMETIC: SWPB INSTRUCTION *//*---------------------------------------------------------------------------*//* Test the SWPB instruction. *//* *//* Author(s): *//* - Olivier Girard, olgirard@gmail.com *//* *//*---------------------------------------------------------------------------*//* $Rev: 19 $ *//* $LastChangedBy: olivier.girard $ *//* $LastChangedDate: 2009-08-04 23:47:15 +0200 (Tue, 04 Aug 2009) $ *//*===========================================================================*/.global mainmain:/* -------------- TEST INSTRUCTION IN WORD MODE ------------------- */# Addressing mode: Rn#------------------------mov #0x0102, r2 ;# Test 1mov #0x7524, r4swpb r4 ;# SWPB (r4=0x7524 => r4=0x2475)mov r2, r5mov #0x0005, r2 ;# Test 2mov #0x1cb6, r6swpb r6 ;# SWPB (r6=0x1cb6 => r6=0xb61c)mov r2, r7mov #0x1000, r15# Addressing mode: @Rn#------------------------mov #0x0102, r2 ;# Test 1mov #0x7524, &0x0200mov #0x0200, r4mov #0xaaaa, &0x0202swpb @r4 ;# SWPB (mem00=0x7524 => {mem00=0x2475)mov r2, r5mov #0x0005, r2 ;# Test 2mov #0x1cb6, &0x0202mov #0x0202, r6mov #0xaaaa, &0x0204swpb @r6 ;# SWPB (mem01=0x1cb6 => {mem01=0xb61c)mov r2, r7mov #0x2000, r15# Addressing mode: @Rn+#------------------------mov #0x0102, r2 ;# Test 1mov #0x7524, &0x0208mov #0x0208, r4mov #0xaaaa, &0x020Aswpb @r4+ ;# SWPB (mem04=0x7524 => {mem04=0x2475)mov r2, r5mov #0x0005, r2 ;# Test 2mov #0x1cb6, &0x020Amov #0x020A, r6mov #0xaaaa, &0x020Cswpb @r6+ ;# SWPB (mem05=0x1cb6 => {mem05=0xb61c)mov r2, r7mov #0x3000, r15# Addressing mode: X(Rn)#------------------------mov #0x0102, r2 ;# Test 1mov #0x7524, &0x0210mov #0x0200, r4mov #0xaaaa, &0x0212swpb 16(r4) ;# SWPB (mem08=0x7524 => {mem08=0x2475)mov r2, r5mov #0x0005, r2 ;# Test 2mov #0x1cb6, &0x0212mov #0x0200, r6mov #0xaaaa, &0x0214swpb 18(r6) ;# SWPB (mem09=0x1cb6 => {mem09=0xb61c)mov r2, r7mov #0x4000, r15# Addressing mode: EDE#------------------------.set EDE_218, (__data_start+0x0018).set EDE_21A, (__data_start+0x001A).set EDE_21C, (__data_start+0x001C).set EDE_21E, (__data_start+0x001E)mov #0x0102, r2 ;# Test 1mov #0x7524, &0x0218mov #0xaaaa, &0x021Aswpb EDE_218 ;# SWPB (mem0c=0x7524 => {mem0c=0x2475)mov r2, r5mov #0x0005, r2 ;# Test 2mov #0x1cb6, &0x021Amov #0xaaaa, &0x021Cswpb EDE_21A ;# SWPB (mem0d=0x1cb6 => {mem0d=0xb61c)mov r2, r7mov #0x5000, r15# Addressing mode: &EDE#------------------------.set aEDE_220, 0x0220.set aEDE_222, 0x0222.set aEDE_224, 0x0224.set aEDE_226, 0x0226mov #0x0102, r2 ;# Test 1mov #0x7524, &0x0220mov #0xaaaa, &0x0222swpb &aEDE_220 ;# SWPB (mem10=0x7524 => {mem10=0x2475)mov r2, r5mov #0x0005, r2 ;# Test 2mov #0x1cb6, &0x0222mov #0xaaaa, &0x0224swpb &aEDE_222 ;# SWPB (mem11=0x1cb6 => {mem11=0xb61c)mov r2, r7mov #0x6000, r15/* ---------------------- END OF TEST --------------- */end_of_test:nopbr #0xffff/* ---------------------- INTERRUPT VECTORS --------------- */.section .vectors, "a".word end_of_test ; Interrupt 0 (lowest priority) <unused>.word end_of_test ; Interrupt 1 <unused>.word end_of_test ; Interrupt 2 <unused>.word end_of_test ; Interrupt 3 <unused>.word end_of_test ; Interrupt 4 <unused>.word end_of_test ; Interrupt 5 <unused>.word end_of_test ; Interrupt 6 <unused>.word end_of_test ; Interrupt 7 <unused>.word end_of_test ; Interrupt 8 <unused>.word end_of_test ; Interrupt 9 <unused>.word end_of_test ; Interrupt 10 Watchdog timer.word end_of_test ; Interrupt 11 <unused>.word end_of_test ; Interrupt 12 <unused>.word end_of_test ; Interrupt 13 <unused>.word end_of_test ; Interrupt 14 NMI.word main ; Interrupt 15 (highest priority) RESET
Go to most recent revision | Compare with Previous | Blame | View Log
