URL
https://opencores.org/ocsvn/openmsp430/openmsp430/trunk
Subversion Repositories openmsp430
[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [sing-op_sxt.s43] - Rev 156
Go to most recent revision | Compare with Previous | Blame | View Log
/*===========================================================================*//* Copyright (C) 2001 Authors *//* *//* This source file may be used and distributed without restriction provided *//* that this copyright statement is not removed from the file and that any *//* derivative work contains the original copyright notice and the associated *//* disclaimer. *//* *//* This source file is free software; you can redistribute it and/or modify *//* it under the terms of the GNU Lesser General Public License as published *//* by the Free Software Foundation; either version 2.1 of the License, or *//* (at your option) any later version. *//* *//* This source is distributed in the hope that it will be useful, but WITHOUT*//* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or *//* FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public *//* License for more details. *//* *//* You should have received a copy of the GNU Lesser General Public License *//* along with this source; if not, write to the Free Software Foundation, *//* Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA *//* *//*===========================================================================*//* SINGLE-OPERAND ARITHMETIC: SXT INSTRUCTION *//*---------------------------------------------------------------------------*//* Test the SXT instruction. *//* *//* Author(s): *//* - Olivier Girard, olgirard@gmail.com *//* *//*---------------------------------------------------------------------------*//* $Rev: 141 $ *//* $LastChangedBy: olivier.girard $ *//* $LastChangedDate: 2012-05-05 23:22:06 +0200 (Sat, 05 May 2012) $ *//*===========================================================================*/.include "pmem_defs.asm".global mainmain:/* -------------- TEST INSTRUCTION IN WORD MODE ------------------- */# Addressing mode: Rn#------------------------mov #0x0100, r2 ;# Test 1mov #0x7524, r4sxt r4 ;# SXT (r4=0x7524 => r4=0x0024)mov r2, r5mov #0x0100, r2 ;# Test 2mov #0x1cb6, r6sxt r6 ;# SXT (r6=0x1cb6 => r6=0xffb6)mov r2, r7mov #0x1000, r15# Addressing mode: @Rn#------------------------mov #0x0100, r2 ;# Test 1mov #0x7524, &DMEM_200mov #DMEM_200, r4mov #0xaaaa, &DMEM_202sxt @r4 ;# SXT (mem00=0x7524 => {mem00=0x0024)mov r2, r5mov #0x0100, r2 ;# Test 2mov #0x1cb6, &DMEM_202mov #DMEM_202, r6mov #0xaaaa, &DMEM_204sxt @r6 ;# SXT (mem01=0x1cb6 => {mem01=0xffb6)mov r2, r7mov #0x2000, r15# Addressing mode: @Rn+#------------------------mov #0x0100, r2 ;# Test 1mov #0x7524, &DMEM_208mov #DMEM_208, r4mov #0xaaaa, &DMEM_20Asxt @r4+ ;# SXT (mem04=0x7524 => {mem04=0x0024)mov r2, r5mov #0x0100, r2 ;# Test 2mov #0x1cb6, &DMEM_20Amov #DMEM_20A, r6mov #0xaaaa, &DMEM_20Csxt @r6+ ;# SXT (mem05=0x1cb6 => {mem05=0xffb6)mov r2, r7mov #0x3000, r15# Addressing mode: X(Rn)#------------------------mov #0x0100, r2 ;# Test 1mov #0x7524, &DMEM_210mov #DMEM_200, r4mov #0xaaaa, &DMEM_212sxt 16(r4) ;# SXT (mem08=0x7524 => {mem08=0x0024)mov r2, r5mov #0x0100, r2 ;# Test 2mov #0x1cb6, &DMEM_212mov #DMEM_200, r6mov #0xaaaa, &DMEM_214sxt 18(r6) ;# SXT (mem09=0x1cb6 => {mem09=0xffb6)mov r2, r7mov #0x4000, r15# Addressing mode: EDE#------------------------.set EDE_218, DMEM_218.set EDE_21A, DMEM_21A.set EDE_21C, DMEM_21C.set EDE_21E, DMEM_21Emov #0x0100, r2 ;# Test 1mov #0x7524, &DMEM_218mov #0xaaaa, &DMEM_21Asxt EDE_218+PMEM_LENGTH ;# SXT (mem0c=0x7524 => {mem0c=0x0024)mov r2, r5mov #0x0100, r2 ;# Test 2mov #0x1cb6, &DMEM_21Amov #0xaaaa, &DMEM_21Csxt EDE_21A+PMEM_LENGTH ;# SXT (mem0d=0x1cb6 => {mem0d=0xffb6)mov r2, r7mov #0x5000, r15# Addressing mode: &EDE#------------------------.set aEDE_220, DMEM_220.set aEDE_222, DMEM_222.set aEDE_224, DMEM_224.set aEDE_226, DMEM_226mov #0x0100, r2 ;# Test 1mov #0x7524, &DMEM_220mov #0xaaaa, &DMEM_222sxt &aEDE_220 ;# SXT (mem10=0x7524 => {mem10=0x0024)mov r2, r5mov #0x0100, r2 ;# Test 2mov #0x1cb6, &DMEM_222mov #0xaaaa, &DMEM_224sxt &aEDE_222 ;# SXT (mem11=0x1cb6 => {mem11=0xffb6)mov r2, r7mov #0x6000, r15/* ---------------------- END OF TEST --------------- */end_of_test:nopbr #0xffff/* ---------------------- INTERRUPT VECTORS --------------- */.section .vectors, "a".word end_of_test ; Interrupt 0 (lowest priority) <unused>.word end_of_test ; Interrupt 1 <unused>.word end_of_test ; Interrupt 2 <unused>.word end_of_test ; Interrupt 3 <unused>.word end_of_test ; Interrupt 4 <unused>.word end_of_test ; Interrupt 5 <unused>.word end_of_test ; Interrupt 6 <unused>.word end_of_test ; Interrupt 7 <unused>.word end_of_test ; Interrupt 8 <unused>.word end_of_test ; Interrupt 9 <unused>.word end_of_test ; Interrupt 10 Watchdog timer.word end_of_test ; Interrupt 11 <unused>.word end_of_test ; Interrupt 12 <unused>.word end_of_test ; Interrupt 13 <unused>.word end_of_test ; Interrupt 14 NMI.word main ; Interrupt 15 (highest priority) RESET
Go to most recent revision | Compare with Previous | Blame | View Log
