URL
https://opencores.org/ocsvn/openmsp430/openmsp430/trunk
Subversion Repositories openmsp430
[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [two-op_sub.s43] - Rev 180
Go to most recent revision | Compare with Previous | Blame | View Log
/*===========================================================================*//* Copyright (C) 2001 Authors *//* *//* This source file may be used and distributed without restriction provided *//* that this copyright statement is not removed from the file and that any *//* derivative work contains the original copyright notice and the associated *//* disclaimer. *//* *//* This source file is free software; you can redistribute it and/or modify *//* it under the terms of the GNU Lesser General Public License as published *//* by the Free Software Foundation; either version 2.1 of the License, or *//* (at your option) any later version. *//* *//* This source is distributed in the hope that it will be useful, but WITHOUT*//* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or *//* FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public *//* License for more details. *//* *//* You should have received a copy of the GNU Lesser General Public License *//* along with this source; if not, write to the Free Software Foundation, *//* Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA *//* *//*===========================================================================*//* TWO-OPERAND ARITHMETIC: SUB[.B] INSTRUCTION *//*---------------------------------------------------------------------------*//* Test the SUB[.B] instruction. *//* *//* Author(s): *//* - Olivier Girard, olgirard@gmail.com *//* *//*---------------------------------------------------------------------------*//* $Rev: 19 $ *//* $LastChangedBy: olivier.girard $ *//* $LastChangedDate: 2009-08-04 23:47:15 +0200 (Tue, 04 Aug 2009) $ *//*===========================================================================*/.global mainmain:/* -------------- TEST INSTRUCTION IN WORD MODE ------------------- */# Test SUB without Carry bit setmov #0x0000, r2mov #0x3333, r4mov #0x8888, r5sub r4, r5 ;# Substract r5-r4 (0x8888-0x3333=0x5555)# Test SUB with Carry bit setmov #0x0001, r2mov #0x5555, r4mov #0x9999, r6sub r4, r6 ;# Substract r6-r4 (0x9999-0x5555=0x4444)mov #0x1000, r15/* -------------- TEST INSTRUCTION IN BYTE MODE ------------------- */# Test SUB.B without Carry bit setmov #0x0000, r2mov #0x3333, r4mov #0x8888, r5sub.b r4, r5 ;# Substract r5-r4 (0x0088-0x0033=0x0055)# Test SUB.B with Carry bit setmov #0x0001, r2mov #0x5555, r4mov #0x9999, r6sub.b r4, r6 ;# Substract r6-r4 (0x0099-0x0055=0x0044)mov #0x2000, r15/* ------------------ TEST FLAGS IN WORD MODE ---------------------- */mov #0x0000, r2 ;# V=0, N=1, Z=0, C=0mov #0x0aaa, r4 ;#mov #0x0666, r5 ;#sub r4, r5 ;# Substract r5-r4 (0x0666-0x0aaa=0xfbbc)mov #0x3000, r15mov #0x0000, r2 ;# V=0, N=0, Z=0, C=1mov #0x0444, r4 ;#mov #0x0555, r5 ;#sub r4, r5 ;# Substract r5-r4 (0x0555-0x0444=0x0111)mov #0x3001, r15mov #0x0000, r2 ;# V=0, N=0, Z=1, C=1mov #0x0333, r4 ;#mov #0x0333, r5 ;#sub r4, r5 ;# Substract r5-r4 (0x0333-0x0333=0x0000)mov #0x3002, r15mov #0x0000, r2 ;# V=1, N=1, Z=0, C=0mov #0x80ff, r4 ;#mov #0x7ff0, r5 ;#sub r4, r5 ;# Substract r5-r4 (0x7ff0-0x80ff=0xfef1)mov #0x3003, r15mov #0x0000, r2 ;# V=1, N=0, Z=0, C=1mov #0x7f00, r4 ;#mov #0x8000, r5 ;#sub r4, r5 ;# Substract r5-r4 (0x8000-0x7f00=0x0100)mov #0x3004, r15/* ------------------ TEST FLAGS IN BYTE MODE --------------------- */mov #0x0000, r2 ;# V=0, N=1, Z=0, C=0mov #0x890a, r4 ;#mov #0x5106, r5 ;#sub.b r4, r5 ;# Substract r5-r4 (0x0006-0x000a=0x00fc)mov #0x4000, r15mov #0x0000, r2 ;# V=0, N=0, Z=0, C=1mov #0xfa04, r4 ;#mov #0x5305, r5 ;#sub.b r4, r5 ;# Substract r5-r4 (0x0005-0x0004=0x0001)mov #0x4001, r15mov #0x0000, r2 ;# V=0, N=0, Z=1, C=1mov #0xe603, r4 ;#mov #0x8a03, r5 ;#sub.b r4, r5 ;# Substract r5-r4 (0x0003-0x0003=0x0000)mov #0x4002, r15mov #0x0000, r2 ;# V=1, N=1, Z=0, C=0mov #0x7387, r4 ;#mov #0x817f, r5 ;#sub.b r4, r5 ;# Substract r5-r4 (0x007f-0x0087=0x00f8)mov #0x4003, r15mov #0x0000, r2 ;# V=1, N=0, Z=0, C=1mov #0x8175, r4 ;#mov #0x5480, r5 ;#sub.b r4, r5 ;# Substract r5-r4 (0x0080-0x0075=0x000b)mov #0x4004, r15/* ---------------------- END OF TEST --------------- */mov #0x5000, r15end_of_test:nopbr #0xffff/* ---------------------- INTERRUPT VECTORS --------------- */.section .vectors, "a".word end_of_test ; Interrupt 0 (lowest priority) <unused>.word end_of_test ; Interrupt 1 <unused>.word end_of_test ; Interrupt 2 <unused>.word end_of_test ; Interrupt 3 <unused>.word end_of_test ; Interrupt 4 <unused>.word end_of_test ; Interrupt 5 <unused>.word end_of_test ; Interrupt 6 <unused>.word end_of_test ; Interrupt 7 <unused>.word end_of_test ; Interrupt 8 <unused>.word end_of_test ; Interrupt 9 <unused>.word end_of_test ; Interrupt 10 Watchdog timer.word end_of_test ; Interrupt 11 <unused>.word end_of_test ; Interrupt 12 <unused>.word end_of_test ; Interrupt 13 <unused>.word end_of_test ; Interrupt 14 NMI.word main ; Interrupt 15 (highest priority) RESET
Go to most recent revision | Compare with Previous | Blame | View Log
