URL
https://opencores.org/ocsvn/openmsp430/openmsp430/trunk
Subversion Repositories openmsp430
[/] [openmsp430/] [trunk/] [core/] [synthesis/] [actel/] [run_analysis.mpy.log] - Rev 68
Compare with Previous | Blame | View Log
###################################################################################### START SYNTHESIS#====================================================================================# ProASIC3E (A3PE1500), speedgrade: Std#====================================================================================# PMEM_AWIDTH DMEM_AWIDTH DBG_EN DBG_HWBRK_0 DBG_HWBRK_1 DBG_HWBRK_2 DBG_HWBRK_3 MULTIPLIER# 12 10 0 0 0 0 0 1#====================================================================================Clock Domain: dco_clkPeriod (ns): 61.969Frequency (MHz): 16.137Required Period (ns): 40.000Required Frequency (MHz): 25.000External Setup (ns): 60.413External Hold (ns): 0.000Min Clock-To-Out (ns): 0.000Max Clock-To-Out (ns): 72.849Input to OutputMin Delay (ns): 0.000Max Delay (ns): 71.293====================================================================================Compile report:===============CORE Used: 4734Core Information:Type | Instances | Core tiles--------|--------------|-----------COMB | 4184 | 4184SEQ | 550 | 550====================================================================================# SYNTHESIS DONE########################################################################################################################################################################### START SYNTHESIS#====================================================================================# ProASIC3E (A3PE1500), speedgrade: -1#====================================================================================# PMEM_AWIDTH DMEM_AWIDTH DBG_EN DBG_HWBRK_0 DBG_HWBRK_1 DBG_HWBRK_2 DBG_HWBRK_3 MULTIPLIER# 12 10 0 0 0 0 0 1#====================================================================================Clock Domain: dco_clkPeriod (ns): 52.723Frequency (MHz): 18.967Required Period (ns): 40.000Required Frequency (MHz): 25.000External Setup (ns): 49.425External Hold (ns): 0.276Min Clock-To-Out (ns): 3.206Max Clock-To-Out (ns): 58.337Input to OutputMin Delay (ns): 2.045Max Delay (ns): 55.039====================================================================================Compile report:===============CORE Used: 4585Core Information:Type | Instances | Core tiles--------|--------------|-----------COMB | 4033 | 4033SEQ | 552 | 552====================================================================================# SYNTHESIS DONE########################################################################################################################################################################### START SYNTHESIS#====================================================================================# ProASIC3E (A3PE1500), speedgrade: -2#====================================================================================# PMEM_AWIDTH DMEM_AWIDTH DBG_EN DBG_HWBRK_0 DBG_HWBRK_1 DBG_HWBRK_2 DBG_HWBRK_3 MULTIPLIER# 12 10 0 0 0 0 0 1#====================================================================================Clock Domain: dco_clkPeriod (ns): 47.977Frequency (MHz): 20.843Required Period (ns): 40.000Required Frequency (MHz): 25.000External Setup (ns): 44.738External Hold (ns): 0.216Min Clock-To-Out (ns): 3.281Max Clock-To-Out (ns): 52.477Input to OutputMin Delay (ns): 2.088Max Delay (ns): 49.238====================================================================================Compile report:===============CORE Used: 4573Core Information:Type | Instances | Core tiles--------|--------------|-----------COMB | 4020 | 4020SEQ | 553 | 553====================================================================================# SYNTHESIS DONE########################################################################################################################################################################### START SYNTHESIS#====================================================================================# ProASIC3L (A3P1000L), speedgrade: Std#====================================================================================# PMEM_AWIDTH DMEM_AWIDTH DBG_EN DBG_HWBRK_0 DBG_HWBRK_1 DBG_HWBRK_2 DBG_HWBRK_3 MULTIPLIER# 12 10 0 0 0 0 0 1#====================================================================================Clock Domain: dco_clkPeriod (ns): 70.092Frequency (MHz): 14.267Required Period (ns): 40.000Required Frequency (MHz): 25.000External Setup (ns): 67.167External Hold (ns): 0.206Min Clock-To-Out (ns): 7.443Max Clock-To-Out (ns): 78.104Input to OutputMin Delay (ns): 4.745Max Delay (ns): 75.179====================================================================================Compile report:===============CORE Used: 4665Core Information:Type | Instances | Core tiles--------|--------------|-----------COMB | 4113 | 4113SEQ | 552 | 552====================================================================================# SYNTHESIS DONE########################################################################################################################################################################### START SYNTHESIS#====================================================================================# ProASIC3L (A3P1000L), speedgrade: -1#====================================================================================# PMEM_AWIDTH DMEM_AWIDTH DBG_EN DBG_HWBRK_0 DBG_HWBRK_1 DBG_HWBRK_2 DBG_HWBRK_3 MULTIPLIER# 12 10 0 0 0 0 0 1#====================================================================================Clock Domain: dco_clkPeriod (ns): 57.781Frequency (MHz): 17.307Required Period (ns): 40.000Required Frequency (MHz): 25.000External Setup (ns): 56.549External Hold (ns): 0.295Min Clock-To-Out (ns): 6.027Max Clock-To-Out (ns): 65.937Input to OutputMin Delay (ns): 4.220Max Delay (ns): 64.705====================================================================================Compile report:===============CORE Used: 4595Core Information:Type | Instances | Core tiles--------|--------------|-----------COMB | 4044 | 4044SEQ | 551 | 551====================================================================================# SYNTHESIS DONE########################################################################################################################################################################### START SYNTHESIS#====================================================================================# ProASIC3 (A3P1000), speedgrade: Std#====================================================================================# PMEM_AWIDTH DMEM_AWIDTH DBG_EN DBG_HWBRK_0 DBG_HWBRK_1 DBG_HWBRK_2 DBG_HWBRK_3 MULTIPLIER# 12 10 0 0 0 0 0 1#====================================================================================Clock Domain: dco_clkPeriod (ns): 64.007Frequency (MHz): 15.623Required Period (ns): 40.000Required Frequency (MHz): 25.000External Setup (ns): 62.387External Hold (ns): 0.000Min Clock-To-Out (ns): 0.000Max Clock-To-Out (ns): 71.427Input to OutputMin Delay (ns): 0.000Max Delay (ns): 69.807====================================================================================Compile report:===============CORE Used: 4734Core Information:Type | Instances | Core tiles--------|--------------|-----------COMB | 4184 | 4184SEQ | 550 | 550====================================================================================# SYNTHESIS DONE########################################################################################################################################################################### START SYNTHESIS#====================================================================================# ProASIC3 (A3P1000), speedgrade: -1#====================================================================================# PMEM_AWIDTH DMEM_AWIDTH DBG_EN DBG_HWBRK_0 DBG_HWBRK_1 DBG_HWBRK_2 DBG_HWBRK_3 MULTIPLIER# 12 10 0 0 0 0 0 1#====================================================================================Clock Domain: dco_clkPeriod (ns): 52.047Frequency (MHz): 19.213Required Period (ns): 40.000Required Frequency (MHz): 25.000External Setup (ns): 49.153External Hold (ns): 0.379Min Clock-To-Out (ns): 3.098Max Clock-To-Out (ns): 59.549Input to OutputMin Delay (ns): 1.854Max Delay (ns): 56.655====================================================================================Compile report:===============CORE Used: 4585Core Information:Type | Instances | Core tiles--------|--------------|-----------COMB | 4033 | 4033SEQ | 552 | 552====================================================================================# SYNTHESIS DONE########################################################################################################################################################################### START SYNTHESIS#====================================================================================# ProASIC3 (A3P1000), speedgrade: -2#====================================================================================# PMEM_AWIDTH DMEM_AWIDTH DBG_EN DBG_HWBRK_0 DBG_HWBRK_1 DBG_HWBRK_2 DBG_HWBRK_3 MULTIPLIER# 12 10 0 0 0 0 0 1#====================================================================================Clock Domain: dco_clkPeriod (ns): 45.521Frequency (MHz): 21.968Required Period (ns): 40.000Required Frequency (MHz): 25.000External Setup (ns): 42.871External Hold (ns): 0.659Min Clock-To-Out (ns): 3.201Max Clock-To-Out (ns): 50.665Input to OutputMin Delay (ns): 1.940Max Delay (ns): 48.015====================================================================================Compile report:===============CORE Used: 4573Core Information:Type | Instances | Core tiles--------|--------------|-----------COMB | 4020 | 4020SEQ | 553 | 553====================================================================================# SYNTHESIS DONE########################################################################################################################################################################### START SYNTHESIS#====================================================================================# Fusion (AFS1500), speedgrade: Std#====================================================================================# PMEM_AWIDTH DMEM_AWIDTH DBG_EN DBG_HWBRK_0 DBG_HWBRK_1 DBG_HWBRK_2 DBG_HWBRK_3 MULTIPLIER# 12 10 0 0 0 0 0 1#====================================================================================Clock Domain: dco_clkPeriod (ns): 63.147Frequency (MHz): 15.836Required Period (ns): 40.000Required Frequency (MHz): 25.000External Setup (ns): 59.732External Hold (ns): 0.000Min Clock-To-Out (ns): 0.000Max Clock-To-Out (ns): 73.607Input to OutputMin Delay (ns): 0.000Max Delay (ns): 70.192====================================================================================Compile report:===============CORE Used: 4734Core Information:Type | Instances | Core tiles--------|--------------|-----------COMB | 4184 | 4184SEQ | 550 | 550====================================================================================# SYNTHESIS DONE########################################################################################################################################################################### START SYNTHESIS#====================================================================================# Fusion (AFS1500), speedgrade: -1#====================================================================================# PMEM_AWIDTH DMEM_AWIDTH DBG_EN DBG_HWBRK_0 DBG_HWBRK_1 DBG_HWBRK_2 DBG_HWBRK_3 MULTIPLIER# 12 10 0 0 0 0 0 1#====================================================================================Clock Domain: dco_clkPeriod (ns): 54.158Frequency (MHz): 18.464Required Period (ns): 40.000Required Frequency (MHz): 25.000External Setup (ns): 46.454External Hold (ns): 0.600Min Clock-To-Out (ns): 3.076Max Clock-To-Out (ns): 62.871Input to OutputMin Delay (ns): 2.213Max Delay (ns): 55.167====================================================================================Compile report:===============CORE Used: 4585Core Information:Type | Instances | Core tiles--------|--------------|-----------COMB | 4033 | 4033SEQ | 552 | 552====================================================================================# SYNTHESIS DONE########################################################################################################################################################################### START SYNTHESIS#====================================================================================# Fusion (AFS1500), speedgrade: -2#====================================================================================# PMEM_AWIDTH DMEM_AWIDTH DBG_EN DBG_HWBRK_0 DBG_HWBRK_1 DBG_HWBRK_2 DBG_HWBRK_3 MULTIPLIER# 12 10 0 0 0 0 0 1#====================================================================================Clock Domain: dco_clkPeriod (ns): 46.868Frequency (MHz): 21.337Required Period (ns): 40.000Required Frequency (MHz): 25.000External Setup (ns): 41.526External Hold (ns): 0.613Min Clock-To-Out (ns): 3.009Max Clock-To-Out (ns): 52.492Input to OutputMin Delay (ns): 2.258Max Delay (ns): 47.150====================================================================================Compile report:===============CORE Used: 4573Core Information:Type | Instances | Core tiles--------|--------------|-----------COMB | 4020 | 4020SEQ | 553 | 553====================================================================================# SYNTHESIS DONE########################################################################################################################################################################### START SYNTHESIS#====================================================================================# IGLOOE (AGLE600V5), speedgrade: Std#====================================================================================# PMEM_AWIDTH DMEM_AWIDTH DBG_EN DBG_HWBRK_0 DBG_HWBRK_1 DBG_HWBRK_2 DBG_HWBRK_3 MULTIPLIER# 12 10 0 0 0 0 0 1#====================================================================================Clock Domain: dco_clkPeriod (ns): 68.930Frequency (MHz): 14.507Required Period (ns): 40.000Required Frequency (MHz): 25.000External Setup (ns): 66.686External Hold (ns): 0.000Min Clock-To-Out (ns): 0.000Max Clock-To-Out (ns): 76.255Input to OutputMin Delay (ns): 0.000Max Delay (ns): 74.011====================================================================================Compile report:===============CORE Used: 4844Core Information:Type | Instances | Core tiles--------|--------------|-----------COMB | 4292 | 4292SEQ | 552 | 552====================================================================================# SYNTHESIS DONE########################################################################################################################################################################### ANALYSIS DONE#####################################################################################