URL
https://opencores.org/ocsvn/openmsp430/openmsp430/trunk
Subversion Repositories openmsp430
[/] [openmsp430/] [trunk/] [fpga/] [xilinx_avnet_lx9microbard/] [rtl/] [verilog/] [coregen/] [coregen.log] - Rev 188
Go to most recent revision | Compare with Previous | Blame | View Log
Welcome to Xilinx CORE Generator.Help system initialized.The IP Catalog has been reloaded.Opening project file/home/pitchu/Projects/verilog/openMSP430/fpga/xilinx_avnet_lx9microbard/rtl/verilog/coregen/coregen.cgp.Recustomize and Generate (Under Original Project Settings)INFO:sim:172 - Generating IP...Resolving generics for 'ram_16x8k_dp'...Applying external generics to 'ram_16x8k_dp'...Delivering associated files for 'ram_16x8k_dp'...WARNING:sim - Component blk_mem_gen_v7_2 does not have a valid model name forVerilog synthesisDelivering EJava files for 'ram_16x8k_dp'...Generating implementation netlist for 'ram_16x8k_dp'...INFO:sim - Pre-processing HDL files for 'ram_16x8k_dp'...Running synthesis for 'ram_16x8k_dp'Running ngcbuild...Writing VEO instantiation template for 'ram_16x8k_dp'...Writing Verilog instantiation wrapper for 'ram_16x8k_dp'...Writing Verilog behavioral simulation model for 'ram_16x8k_dp'...WARNING:sim - No files were found for the view xilinx_documentationGenerating ASY schematic symbol...INFO:sim:949 - Finished generation of ASY schematic symbol.Generating metadata file...Generating ISE project file for 'ram_16x8k_dp'...Generating ISE project...XCO file found: ram_16x8k_dp.xcoXMDF file found: ram_16x8k_dp_xmdf.tclAdding/home/pitchu/Projects/verilog/openMSP430/fpga/xilinx_avnet_lx9microbard/rtl/verilog/coregen/tmp/_cg/ram_16x8k_dp.asy -view all -origin_type importedAdding/home/pitchu/Projects/verilog/openMSP430/fpga/xilinx_avnet_lx9microbard/rtl/verilog/coregen/tmp/_cg/ram_16x8k_dp.ngc -view all -origin_type createdChecking file"/home/pitchu/Projects/verilog/openMSP430/fpga/xilinx_avnet_lx9microbard/rtl/verilog/coregen/tmp/_cg/ram_16x8k_dp.ngc" for project device match ...File"/home/pitchu/Projects/verilog/openMSP430/fpga/xilinx_avnet_lx9microbard/rtl/verilog/coregen/tmp/_cg/ram_16x8k_dp.ngc" device information matches projectdevice.Adding/home/pitchu/Projects/verilog/openMSP430/fpga/xilinx_avnet_lx9microbard/rtl/verilog/coregen/tmp/_cg/ram_16x8k_dp.v -view all -origin_type createdINFO:HDLCompiler:1845 - Analyzing Verilog file"/home/pitchu/Projects/verilog/openMSP430/fpga/xilinx_avnet_lx9microbard/rtl/verilog/coregen/tmp/_cg/ram_16x8k_dp.v" into library workINFO:ProjectMgmt - Parsing design hierarchy completed successfully.Adding/home/pitchu/Projects/verilog/openMSP430/fpga/xilinx_avnet_lx9microbard/rtl/verilog/coregen/tmp/_cg/ram_16x8k_dp.veo -view all -origin_type importedAdding/home/pitchu/Projects/verilog/openMSP430/fpga/xilinx_avnet_lx9microbard/rtl/verilog/coregen/tmp/_cg/ram_16x8k_dp_synth.v -view all -origin_type createdINFO:HDLCompiler:1845 - Analyzing Verilog file"/home/pitchu/Projects/verilog/openMSP430/fpga/xilinx_avnet_lx9microbard/rtl/verilog/coregen/tmp/_cg/ram_16x8k_dp_synth.v" into library workINFO:ProjectMgmt - Parsing design hierarchy completed successfully.INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.Please set the new top explicitly by running the "project set top" command.To re-calculate the new top automatically, set the "Auto Implementation Top"property to true.Top level has been set to "/ram_16x8k_dp"Generating README file...Generating FLIST file...INFO:sim:948 - Finished FLIST file generation.Launching README viewer...Moving files to output directory...Finished moving files to output directorySaved CGP file for project 'coregen'.Closed project file.
Go to most recent revision | Compare with Previous | Blame | View Log